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ABSTRACT
Lateral Double-diffused (LDMOS) transistors are commonly used in power
management, high voltage/current, and RF circuits. Their characteristics in-
clude high breakdown voltage, low on-resistance, and compatibility with stan-
dard CMOS and BiCMOS manufacturing processes. As with other semicon-
ductor devices, an accurate and physical compact model is critical for LDMOS-
based circuit design.
The goal of this research work is to advance the state-of-the-art by develop-
ing a physics-based scalable compact model of LDMOS transistors. The new
model, SP-HV, is constructed from a surface-potential-based bulk MOSFET
model, PSP, and a nonlinear resistor model, R3. The use of independently
verified and mature submodels leads to increased accuracy and robustness of
an overall LDMOS model. Improved geometry scaling and simplified statis-
tical modeling are other useful and practical consequences of the approach.
Extensions are made to both PSP and R3 for improved modeling of LDMOS
devices, and one internal node is introduced to connect the two component
models.
The presence of the lightly-doped drift region in LDMOS transistors causes
some characteristic device effects which are usually not observed in conven-
tional MOSFETs. These include quasi-saturation, a sharp peak in transcon-
ductance at low VD, gate capacitance exceeding oxide capacitance at positive
VD, negative transcapacitances CBG and CGB at positive VD, a “double-hump”
IB(VG) current, and expansion effects. SP-HV models these effects accurately;
it also includes a scalable self-heating model which is important to model the
geometry dependence of the expansion effect.
i
SP-HV, including its scalability, is verified extensively by comparison both
to TCAD simulations and experimental data. The close agreement confirms
the validity of the model structure. Circuit simulation examples are presented
to demonstrate its convergence and robustness.
ii
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CHAPTER 1
INTRODUCTION
Lateral Double-diffused MOS (LDMOS) transistors are commonly used in
power management applications, high voltage/high current, and RF inte-
grated circuits. Their characteristics include high breakdown voltage, low
on-resistance, and compatibility with standard CMOS and BiCMOS manufac-
turing processes [1–6]. As with other semiconductor devices, an accurate and
physical compact model is important for LDMOS-based circuit design. [5,7–9]
LDMOS transistors show the electrical behaviors observed in conventional
MOSFETs such as bias-dependent mobility and velocity saturation. In addi-
tion, they exhibit some device characteristics, not usually observed in conven-
tional MOSFETs, that should be taken into account in a compact model of
LDMOS transistors. These physical effects include:
• Quasi-saturation
• Complex transcapacitances
• Impact ionization in the drift region
• Self-heating
• The so-called expansion effect
There are presently several techniques for compact modeling of LDMOS tran-
sistors [8, 9]. The most popular is the sub-circuit based approach.
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Figure 1.1: Sub-circuit-based approaches for modeling LDMOS transistors.
1.1 Modeling LDMOS Transistors with Sub-circuits
In a sub-circuit-based approach, an LDMOS transistor is represented by a
network composed of active and passive components [8, 10–33]. There is a
well-defined node interface between the sub-circuit and the external circuit,
where the sub-circuit appears as a single effective device. The components
in the sub-circuit are selected and connected such that the LDMOS char-
acteristics are reproduced as accurately as possible. Furthermore, the sub-
circuit-based approach allows high flexibility. A sub-circuit can be easily
adapted by adding more elements to the network or removing elements from
it. Another advantage in a sub-circuit-based model is its transportability
across many circuit simulators. The most popular approach is to combine a
compact model of the intrinsic MOSFET region of the device with a resistor
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[cf. Fig. 1.1(b)] [8,10,11,23,24,27,32] or JFET [cf. Fig. 1.1(c)] [8,14,16,17,26],
for the drift region. Inductors and capacitors are sometimes introduced to im-
prove the RF behavior modeling [8, 10–14,16, 24, 25, 29].
The major disadvantage of the sub-circuit-based approach is an inability to
change or intertwine bias dependencies of the elements, which leads to model
inaccuracy. In addition, the simulation time is increased due to a large effective
number of circuit nodes and elements. The sub-circuit-based approach also
has limited capability to model self-heating and the impact ionization current
in the drift region.
Some compact models have been developed to overcome the deficiencies
of the sub-circuit-based models. State-of-the-art LDMOS compact models in-
clude HV-EKV, MM20, and HiSIM HV.
1.2 HV-EKV
The HV-EKV model has been developed by the Swiss Federal Institute of
Technology (EPFL) [9,34–45]. It uses the inversion-charge-based EKV MOS-
FET model [46–48] for the intrinsic MOSFET while the drift region is modeled
with a bias dependent resistance [40, 45].
The HV-EKV model employs a single substrate current component [40],
which is insufficient because the impact ionization process may primarily take
place in either the intrinsic MOSFET or the drift region depending on the bias
conditions [49–51]. As a result, HV-EKV fails to reproduce LDMOS charac-
teristics such as the double-hump IB(VG) as well as the expansion effect.
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1.3 MM20
MOS Model 20 (MM20) is an asymmetric, surface-potential-based LDMOS
model. It is developed by NXP Research (formerly Philips Research) Lab-
oratories [53–56]. It combines the surface-potential-based MOSFET model
MM11 [57,58] with a physical model of the first drift region which is the drift
region under the thin gate oxide [cf. Fig. 1.1(a)]. To increases the model
flexibility the second drift region under the field oxide is not directly included
but is accounted for using a separate element in a sub-circuit. The component
for the second drift region may be a constant resistance [56] or a MOSFET in
accumulation mode [59, 60]. MM20 does not model the length scalability of
the intrinsic MOS or drift regions, or the expansion effect.
1.4 HiSIM HV
The HiSIM HV model has been developed by the Hiroshima University mod-
eling research group [61–64]. It uses the surface-potential-based HiSIM2 (Hi-
roshima University STARC IGFET Model) to describe the intrinsic MOS-
FET [65,66]. A semi-empirical scalable description is used to model the drift
region [67, 68].
HiSIM HV has some critical deficiencies. The major shortcoming is its
semi-empirical description of the drift region, in which a singular velocity
saturation model is used. Velocity saturation in [68] is modeled by
v =
µE
1 + µ|E|
vsat
(1.1)
where µ is an effective mobility, vsat is the saturation velocity, and E is the
lateral field. Although v in (1.1) is symmetric with respect to the zero field
point and is continuous for all field, its derivative at E = 0 does not exist
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because |E| is not smooth around E = 0 [69]. It is also known that the
velocity saturation model (1.1) inaccurately describes experimental data for
diffused resistors and hence for the LDMOS drift region [70, 71].
In addition, the scaling trend of the drift region resistance in [67, 68] is
incorrect. In particular, in [67,68] the drift region resistance reduces when the
length of the first drift region increases which is apparently unphysical. The
problem can be traced to the oversimplified spatial current density pattern
used in [67, 68] in which the width xov of the current tube in the first drift
region is used as the width of the second drift region to evaluate its resistance.
Besides, HiSIM HVmodels the expansion effect by body-biasing [72], which
is unphysical and will be discussed in detail in Chapter 6.
1.5 SP-HV
An alternative approach for LDMOS modeling is needed to overcome the de-
ficiencies of sub-circuit-based models and the existing compact models. This
is the objective of the development of SP-HV (Surface-Potential-based High-
Voltage MOS) model [51, 52].
This work presents a surface-potential-based model for LDMOS transis-
tors. We take advantage of a physics-based compact model of diffused resis-
tors, R3 [70,71,73]. This model has been extensively verified for both accuracy
and convergence, and consequently serves as a natural candidate to describe
the second drift region of an LDMOS transistor. In particular, the SP-HV
model inherits from R3 a specific velocity saturation model which has been
experimentally demonstrated to increase the accuracy of diffused resistor mod-
eling [70, 71] and so is relevant to the drift region model. Its other advantage
is the resulting modular structure of the LDMOS model which simplifies both
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coding of the model and parameter extraction.
The SP-HV model relies on the PSP surface-potential-based model [74,75]
to describe the intrinsic MOS portion (without the drift region) of an LD-
MOS transistor. The first drift region is described using an independent
physics-based approach and the second drift region is modeled with R3, as
explained above. As in other compact models such as HV-EKV, MM20, and
HiSIM HV [9, 34–45, 53–56, 61–64] only one internal node is needed in this
formulation. The use of independently verified and mature submodels leads
to increased accuracy and robustness of an overall LDMOS model. Improved
geometry scaling and simplified statistical modeling are other useful and prac-
tical consequences of the approach.
This dissertation is organized as follows:
In Chapter 2, the modeling approach of this work is introduced. The
SP-HV model is constructed from a surface-potential-based bulk MOSFET
model, PSP, and a non-linear resistor model, R3. Extensions are made to both
PSP and R3 for improved modeling of LDMOS transistors, and one internal
node is introduced to connect the two component models. The accuracy is
verified with both TCAD simulation and experimental data with fixed device
geometry. Quasi-saturation, self-heating, the impact ionization current in the
drift region, and the complex behavior of transcapacitances are accurately
modeled by SP-HV.
In Chapter 3, the model scalability is extensively verified. We depend on
TCAD simulations to verify the scaling of the drift region, including the length
of the drift region and the doping concentration in the drift region, because
these process parameters are almost always fixed in the manufactured devices.
Experimental data are used for intrinsic MOSFET scaling verification.
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The generalized Berglund relation in LDMOS transistors is derived and
validated in Chapter 4. It is applied as a benchmarking test for both mea-
surements and compact models.
In Chapter 5, the scalable self-heating model in SP-HV is introduced. Its
interaction with the impact ionization is important to capture the width de-
pendence of the expansion effect.
In Chapter 6, the impact ionization current in the drift region is modeled.
The “double-hump” IB(VG) characteristics and the expansion effect are accu-
rately reproduced. The interaction between the self-heating effect and impact
ionization is well modeled. This interaction explains the width dependence of
the expansion effect observed in experimental data.
In Chapter 7, circuit simulation examples are presented to verify model
convergence.
The last chapter summarizes the major research results.
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CHAPTER 2
MODELING APPROACH USED IN SP-HV
Fig. 2.1 shows a cross-section of a typical LDMOS transistor, and the equiva-
lent circuit used in SP-HV is shown in Fig. 2.2. An essential feature of LDMOS
devices is the presence of the lightly doped n-type drift region, which is intro-
duced to increase the breakdown voltage. It is convenient to separate the drift
region into two parts: a first drift region, under the thin gate oxide; and a
second drift region, under the field oxide. The internal node (DI) is placed at
the boundary between these two drift regions; the transistor Mn shown in Fig.
2.2 therefore represents both the intrinsic device and the first drift region. The
validity of using a single internal node is justified by comparison of the model
to TCAD simulations and experimental data. The polysilicon gate is often
extended over field oxide to leverage the RESURF (REduced SURface Field)
effect [76]. Hence the resistance of the second drift region is weakly affected
by the gate bias. In addition this resistance depends on the body bias, which
modulates the thickness of the depletion region around the n-drift/p-substrate
junction. The bias dependence of the resistance of the first drift region is also
modeled [see (2.1), (2.2)].
Also included in Fig. 2.2 is the current source Ibdr which describes the
impact ionization in the second drift region and is essential to model the ex-
perimental data presented in Section 2.4. The current source Ibn describing the
impact ionization under the thin gate oxide is included in the compact model
of the transistor Mn. Physically, the use of two current sources is justified by
the fact that impact ionization is mostly localized in two places [49,50]. Even
more detailed description of the impact ionization is necessary to describe the
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Figure 2.2: Equivalent circuit of SP-HV.
so-called “expansion effect” in LDMOS transistors [77,78]. These subjects will
be discussed in detail in Chapter 6.
2.1 Basic Building Blocks of SP-HV
There are two main building blocks of SP-HV: PSP for the intrinsic MOSFET
and the first drift region; R3 for the second drift region resistance.
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Overview of PSP
PSP is a surface-potential-based bulk MOSFET compact model [74, 75]. It
is physical in both the intrinsic channel region and the gate-to-source/drain
overlap regions. Some of the physical effects in PSP include mobility reduc-
tion by the vertical electric field, velocity saturation, drain-induced barrier
lowering, gate tunneling current, quantum effects, and poly-silicon depletion.
PSP is scalable so the intrinsic channel region of SP-HV is scalable as well.
In SP-HV, the charge model for the gate-to-drain overlap region is modified
to model the charges in the first drift region. There are a separate submodel
and parameters for the gate-to-source overlap region.
Overview of R3
R3 is a nonlinear three-terminal compact model for diffused and poly-silicon
resistors and JFETs [70,71,73]. It has an accurate depletion pinching formula-
tion and an empirical velocity saturation model. Indeed, the accurate velocity
saturation model of R3 is critical for modeling quasi-saturation in LDMOS
transistors. R3 is fully scalable, which enables us to model the geometry de-
pendence of the second drift region in an LDMOS transistor.
2.2 Extensions to PSP and R3 Included in SP-HV
The internal node DI is used to connect PSP and R3. Extensions are made to
both of them for improved modeling of LDMOS transistors.
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Current Model
In SP-HV, the second drift region is described by R3 and the resistance of the
first drift region is modeled by the series resistance in PSP. The effect of the
series resistance of the first drift region on current is included in the model by
modifying the effective mobility, given by the expression [75]
µeff =
UO · µx
1 + (µE · Eeff)θµ +CS
(
qbm
qim+qbm
)2
+GR
(2.1)
in which GR accounts for the resistance of the first drift region. In (2.1)
UO is the low-field mobility, and the parameters µE and θµ account for the
mobility degradation caused by the surface roughness and phonon scattering
at the effective field Eeff = (qbm+η ·qim)/ǫSi with η = 1/2 for electrons [79] and
η = 1/3 for holes [80]. The parameterCS accounts for Coulomb scattering [81],
and qim and qbm are the (normalized magnitudes of the) inversion charge and
bulk charge at the surface-potential midpoint of Mn. The factor µx describes
mobility nonuniversality effects. The bias dependence of GR is given by the
expression
GR = UO · W
L
· qim ·RS · 1 +RSB · VSB
1 +RSG · qim , (2.2)
where RS, RSG and RSB are model parameters. The bias dependence of GR
is inherited from PSP. The channel current in SP-HV is then formulated as
Ich = µeff · W
L
· qim∆ψ (2.3)
where ∆ψ = ψsdi − ψss is the surface-potential variation across the channel
of Mn and ψss and ψsdi are the surface-potentials at the source and internal
drain, respectively. While the mobility model (2.1) is essentially the same as
in PSP, the physical meaning of GR is different in SP-HV. In PSP GR refers to
the access resistances at the ends of the channel (including from lightly-doped
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drain and source/drain extension regions) while in SP-HV it also accounts for
the first drift region (cf. Fig. 2.1).
An “Early voltage parameter” VA is added to R3 to model the effect of
VD,DI, the voltage drop across the second drift region, on the resistance of
this region. Also a VG-modulation parameter θACC is added to R3 to model
the effect of the gate voltage over the thick field oxide on the conductance
of the second drift region. Physically, as VG increases so does the carrier
concentration in the second drift region, making its conductivity dependent
on VG. With these modifications, the current in the second drift region is given
by
Idr = Idr0 ·
(
1 +
VD,DI
VA
)
· (1 + θACC · VGS) (2.4)
where Idr0 is the current predicted by the R3 model without considering the
effects of the VD,DI and VGS modulation. VD,DI is determined during circuit
simulations from current continuity. The VBS dependence of Idr is included
through Idr0 and VD,DI.
Charge Model
The GR term in (2.1) accounts for the series resistance of the first drift region
but not for the contributions of charges in that region. These can be mod-
eled physically using the overlap capacitance submodel in SP [82] or PSP [75],
which is based on a surface-potential formulation. There is, however, an es-
sential difference. In the bulk MOSFET structure considered in [75, 82] the
contribution of minority carriers to the overlap region charge can be neglected.
In LDMOS devices, for sufficiently negative gate bias the surface of the first
drift region may become inverted because this region is lightly doped, hence
minority carriers (holes) must be included for this region. The corresponding
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equation for the surface-potential [82] therefore takes the same form as for the
intrinsic MOS region, with the polarity changed:
(VG,DI − VFBov − ψsov)2 /(γ2ovφT) =
e−x + x− 1 + e−
2φBov+VB,DI
φT [ex − x− 1− χ(x)] .
(2.5)
Here ψsov is the surface potential at the internal node DI. For the sake of
simplicity we neglect the lateral variation of surface potential in the first drift
region (the justification being the reasonable agreement with TCAD simula-
tions and experimental data presented in Section 2.3 and 2.4). In (2.5)
γov =
√
2 · q · ǫSi ·Ndrift
Coxov
(2.6)
is the body factor, Ndrift is the n-type doping concentration in the first drift
region, Coxov is the oxide capacitance per unit area, φT = kBT/q is the thermal
voltage, x = ψsov/φT, φBov = φT ln(Ndrift/ni), and ni is the intrinsic carrier
concentration. The term
χ(x) =
x2
x2 + 2
(2.7)
is introduced to correct the problem inherent in the traditional form of the sur-
face potential equation near the flat-band region [75,83,84]. This modification
does not affect modeling of the device characteristics.
The contributions of the first drift region to the integrated gate, inversion
and body charges are then given by
QGOV = CoxovWLdr1 (VG,DI − VFBov − ψsov) , (2.8)
QIOV =
CoxovWLdr1φTG
2D
uoxov +G
√
e−x + x− 1 , (2.9)
and
QBOV = QGOV −QIOV . (2.10)
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Here
G = γov
/√
φT , (2.11)
D = exp
(
−2φBov + VB,DI
φT
)
[ex − x− 1− χ(x)] , (2.12)
and
uoxov = (VG,DI − VFBov − ψsov)/φT . (2.13)
The partitioning of electrons is a difficult problem. Generally speaking,
for laterally non-uniformly doped devices the Ward-Dutton partitioning [85]
cannot be done rigorously [43, 86–90]. But as a practical matter, all modern
compact models are charge-based so one needs to come up with some partition
scheme. In SP-HV, the inversion charge (holes) in the first drift region is
attributed to the body terminal, while all accumulation charge (electrons) is
attributed to the intrinsic drain node. The expressions for the total terminal
charges become
QG = Q
(i)
G +QGOV +Qsov +Qofs +Qofd +Qsubov , (2.14)
QS = Q
(i)
S −Qsov −Qofs , (2.15)
QD = Q
(i)
D −QBOV −Qofd , (2.16)
QB = Q
(i)
B −QIOV −Qsubov . (2.17)
Here the symbols with superscripts (i) are the terminal charges of the intrin-
sic MOSFET, Qsov and Qsubov are the charges induced by gate-to-source and
gate-to-substrate overlap capacitances, respectively, and Qofs and Qofd are the
charges induced by the outer fringing capacitance on source and drain.
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Figure 2.3: Device structure used in TCAD simulation. Tox = Toxov = 30 nm,
Lch = 2 µm, Ldr1 = 2 µm, Ldr2 = 5 µm, Nch = 5 × 1016 cm−3, Ndrift =
5× 1016 cm−3.
2.3 Local Model Verification with TCAD Simulations
Prior to fitting experimental data the SP-HV model was extensively verified
by comparison to TCAD simulations. Some simplifications were made to the
device structure of Fig. 2.1 for TCAD simulations, as shown in Fig. 2.3: there
is no gate over the thick field oxide; a separate body terminal is added so
the body effect for both the intrinsic MOSFET and the n-type drift region
can be investigated. The additional terminal is also useful for the study of
transcapacitances (CGB, CBG etc.). For simplicity, both the p-type substrate
region and the n-type drift region are uniformly doped. Model comparison
with more complex device structures is performed in Section 2.4 using experi-
mental data. VGmax = 12 V and VDmax = 20 V are used for TCAD simulations.
In this section self-heating and impact ionization are not included to make the
comparison more direct. These effects are briefly discussed in Section 2.4 and
discussed in detail in Chapters 5 and 6.
Figs. 2.4 through 2.6 show the transfer characteristics at different body
biases. The drain current is modeled accurately on both linear and semi-
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Figure 2.4: TCAD verification of the transfer characteristics. Drain current as
a function of the gate bias at different body biases on a linear scale. VD = 100
mV, VB = 0,−1,−2 V.
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Figure 2.5: TCAD verification of the transfer characteristics. Drain current
as a function of the gate bias at different body biases on a semi-logarithmic
scale. VD = 100 mV, VB = 0,−1,−2 V.
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Figure 2.6: TCAD verification of the transfer characteristics. Transconduc-
tance as a function of the gate bias at different bulk biases. VD = 100 mV,
VB = 0,−1,−2 V.
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Figure 2.7: TCAD verification of the output characteristics. Drain current as
a function of the drain voltage at different gate biases. VB = 0, VG = 3, 6, 9, 12
V.
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Figure 2.8: TCAD verification of the output characteristics. Output conduc-
tance as a function of the drain voltage at different gate biases on a linear
scale. VB = 0, VG = 3, 6, 9, 12 V.
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Figure 2.9: TCAD verification of the output characteristics. Output conduc-
tance as a function of the drain voltage at different gate biases on a semi-
logarithmic scale. VB = 0, VG = 3, 6, 9, 12 V.
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logarithmic scales. The transconductance dependence on gate bias is also
well reproduced by the model, including the sharp peaks in Gm, which are
characteristic of LDMOS transistors [38, 61, 91].
Figs. 2.7 through 2.9 show output characteristics for different gate biases.
In the ID(VD) curves, the quasi-saturation effect is clearly visible at high VG
[15, 18, 56, 61, 91–98]. Physically, quasi-saturation is caused by the reduction
of the intrinsic MOSFET channel resistance for high VG when the overall
device resistance is dominated by the drift region. This brings about the
reduced gate bias dependence of the drain current at high VG shown in Fig.
2.7. The SP-HV model captures this behavior automatically without any
need for additional model parameters beyond those included in PSP and R3.
In particular, velocity saturation in the drift region [99], which is important
for accurate modeling of the quasi-saturation effect, is already included in
R3 [70, 71]. Figs. 2.8 and 2.9 show SP-HV fits to output conductance on
linear and semi-logarithmic scales, respectively.
One difficulty encountered in subcircuit models for LDMOS devices is poor
fitting of capacitances [12, 19, 28, 33, 100–108]. Fig. 2.10 shows the gate ca-
pacitance as a function of VG for different drain voltages. The shape of the
capacitance curves is complex: there are peaks in the positive gate voltage
range for VD > 0; also the curves for different VD differ for negative gate volt-
ages, whereas they coincide for bulk MOSFETs. The peaks in capacitance
for positive gate voltage are caused by the large resistance of the second drift
region. The drain bias dependence for negative gate voltages is caused by
inversion of the first drift region. Therefore, accurate modeling of LDMOS
capacitances requires accurate modeling both of drift region resistance and of
inversion charge in the first drift region.
As Figs. 2.10 and 2.11 show, the charge model (2.8) through (2.17) rep-
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Figure 2.10: TCAD verification of gate capacitance. VD = 0, 2, 4, 6, 12 V.
resents the gate and drain bias dependencies of the gate capacitance CGG
and various transcapacitances reasonably well. The transcapacitances are not
always available experimentally, making TCAD simulations particularly valu-
able for charge model verification. Some of the relevant details modeled in
Figs. 2.10 and 2.11 include the shift in the position and the change of the
magnitude of the peaks of CGG, CDG, and CGD over bias.
One of our model predictions confirmed by TCAD simulation in Fig. 2.11 is
negative CGB and CBG for positive VG when VD is positive. To trace the cause
of these negative transcapacitances, the p-substrate/n-drift region junction
must be taken into account. Consider the change of QB with VG when VD > 0.
As VG increases, VDI (cf. Fig. 2.1) decreases, because the resistance of the
intrinsic MOSFET goes down. The decrease of VDI reduces the reverse bias on
the substrate-to-drift region junction, which in turn increases QB, resulting in
a negative CBG.
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Figure 2.11: TCAD verification of other transcapacitances. VD = 0, 2, 4, 6,
12 V.
Another interesting effect, captured by the SP-HV charge model, is that
CGD 6= CGS even for VDS = 0. Physically, this is caused by the lateral asym-
metry of the LDMOS transistor. In symmetric bulk MOSFETs CGD = CGS
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Figure 2.12: Measurement verification of the transfer characteristics. Drain
current as a function of gate voltage at VD = 100 mV on a linear scale.
for VDS = 0 [109,110].
2.4 Local Model Verification with Experimental Data
SP-HV is also verified against measurement data. The transfer characteristics
at low VD(= 100 mV) and moderate to high VD(= 4.1, 8.1, 12.1, 16.1, 20.1 V)
are shown in Figs. 2.12 through 2.15. The sharp Gm peak for low VD, char-
acteristic of LDMOS devices, is faithfully reproduced by the new model. At
high VD, the LDMOS transistor operates in saturation or quasi-saturation. In
both the ID(VG) curves and the Gm(VG) curves, the transition between the
saturation and quasi-saturation can be clearly seen and SP-HV captures this
behavior.
Figs. 2.16 and 2.17 show fitting of output characteristics. The quasi-
saturation effect is well reproduced. The negative output conductance, ob-
served between the “dips” in output conductance plot, are caused by self-
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Figure 2.13: Measurement verification of the transfer characteristics. Drain
current as a function of gate voltage at VD = 100 mV on a semi-logarithmic
scale.
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Figure 2.14: Measurement verification of the transfer characteristics. Drain
current as a function of gate voltage at VD = 4.1, 8.1, 12.1, 16.1, 20.1 V.
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Figure 2.15: Measurement verification of the transfer characteristics. Transfer
conductance as a function of gate voltage at VD = 4.1, 8.1, 12.1, 16.1, 20.1 V.
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Figure 2.16: Measurement verification of the output characteristics. Drain
current as a function of drain voltage at VG = 2 V to 8 V by step of 1 V.
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Figure 2.17: Measurement verification of the output characteristics. Output
conductance as a function of drain voltage at VG = 2 V to 8 V by step of 1 V.
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Figure 2.18: Fitting of the measured gate capacitance as a function of gate
voltage; VDS = 0.
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Figure 2.19: Fitting of the measured CSG+CBG and CDG as a function of gate
voltage; VDS = 0.
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Figure 2.20: Fitting of the measured transcapacitance CGD as a function of
drain voltage; VGS = 0.
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heating. At high drain and high gate biases, the drain current is enhanced by
impact ionization in the drift region.
Figs. 2.18 through 2.20 show the fitting of the measured CGG, CDG and
CSG+CBG (in the test structure, the source and body terminals are shorted).
In Fig. 2.18, there is a “step” in the model results around VG = 0.6 V. In the
measured data, this step is present but is less pronounced due to the lateral
non-uniform doping near the transition from intrinsic channel to the first drift
region (cf. Fig. 2.1). This conclusion has been verified by TCAD simulations
presented in [111]. Similarly, the step near VG = −1 V in Fig. 2.19 is associ-
ated with the onset of inversion in the first drift region (cf. Fig. 2.1). Again,
TCAD simulations confirm that it is less pronounced in the measured data
due to the lateral doping non-uniformity effects, which are not included in the
present version of SP-HV. The lateral non-uniformity has little effect on the
CGD(VD) dependence shown in Fig. 2.20.
2.5 Summary
This Chapter has presented the modeling approach of the new LDMOS model,
SP-HV, which is based on a combination of the PSP and R3 models, both
modified to better reflect details of LDMOS device structure and behavior. In
particular, a new charge model is developed that accounts for charge in the
first drift region. This leads to an accurate prediction of the transcapacitances.
The essential physical content of the model, including quasi-saturation, self-
heating, impact ionization in the drift region and the complex behavior of
transcapacitances, is verified against both TCAD simulations and experimen-
tal data.
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CHAPTER 3
MODEL SCALABILITY
In the previous Chapter, the modeling approach is selected and validated with
both TCAD simulations and experimental data. But the model scalability,
one of the advantages of SP-HV over most existing LDMOS transistor mod-
els, has not yet been verified. In this chapter, model scalability is extensively
verified with both TCAD simulations and experimental data.
3.1 Structure of SP-HV
The SP-HV model has a hierarchical structure, similar to that of PSP [74,75].
This means that there is a strict separation of the geometry scaling in the
global level and the electrical model in the local level. As a consequence,
SP-HV can be used at either one of two levels.
• Global level One uses a global parameter set, which describes a whole
geometry range. Combined with device geometry (such as L and W ), a
local parameter set is internally generated by “scaling rules” which are
equations describing the geometry dependencies of the local level model
parameters.
• Local level One uses a local level parameter set and the model elec-
trical equations to simulate the transistor.
The use of the hierarchical structure facilitates the model parameter ex-
traction as one can extract the local parameters for each geometry separately
and then use scaling equations to obtain the global parameters for the relevant
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range of geometries. For example, the scaling rule of CS is given by [112]
CS =
[
CSO +
CSL
LCSLEXPeff
]
·
(
1 +
CSW
Weff
)
·
(
1 +
CSLW
Weff · Leff
)
(3.1)
in which CSO, CSL, CSLEXP, CSW, and CSLW are global level model param-
eters that determine the value of local model parameter CS through scaling
rule (3.1). With properly selected scaling rules, the SP-HV global level model
gives a good description over the whole geometry range of LDMOS technolo-
gies.
3.2 Scaling Equations
This section shows the key equations in SP-HV which enable its scaling with
device geometry: W and L for the intrinsic MOSFET; Wdr1 and Ldr1 for
the first drift region; Wdr2 and Ldr2 for the second drift region. Some of the
equations have already been introduced in Chapter 2 and they are repeated
below for convenience and completeness.
Fig. 3.1 shows a cross-section view and a top view of a typical LDMOS
transistor. The drawn widths of the intrinsic MOSFET and the drift regions
are usually the same except for “racetrack” devices.
Intrinsic MOSFET and the First Drift Region
The geometry dependent current of the intrinsic MOSFET and the first drift
region is given by
Ich = µeff
Weff
Leff
qim∆ψ (3.2)
where ∆ψ = ψsdi−ψss is the surface-potential variation across the channel and
ψsdi and ψss are the surface-potentials at the internal drain and the source,
respectively. qim is the normalized magnitude of the inversion charge at the
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Figure 3.1: Simplified cross-section view and top view of a typical LDMOS
transistor. The lengths and widths of different regions are labeled.
surface-potential midpoint. Weff and Leff are the effective width and length of
the intrinsic MOSFET, respectively, which are given by
Leff = Lch + L0 ·
(
LL
Lch
)
·
(
LW
Wch
)
− LAP (3.3)
Weff =Wch +W0 ·
(
WL
Lch
)
·
(
WW
Wch
)
− 2 ·WOT (3.4)
where L0, LL, LW, LAP, W0, WL, WW, and WOT are model parameters
that account for the offsets of the device width and length.
The effect of the series resistance of the first drift region on current is
included in the model by modifying the effective mobility, given by the ex-
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pression [74, 75]
µeff =
UO · µx
1 + (µ
E
· Eeff)θµ +CS
(
qbm
qim+qbm
)2
+GR
(3.5)
in which GR accounts for the resistance of the first drift region, given by
GR = UO · Weff
Leff
· qim ·RS · 1 +RSB · VSB
1 +RSG · qim , (3.6)
where
RS = RS1 · Ldr1
Wdr1
(
1 +RS2 · 1
Wdr1
)
, (3.7)
RS1 and RS2 are model parameters. The bias dependence of GR is inherited
from PSP [74,75].
In addition, the local electrical parameters such as µE, θµ, and CS in (3.5)
are dependent on the geometry of the intrinsic MOS device. These geometry
dependencies are referred to as “scaling rules” in the model as described in
Section 3.2. Equation (3.7) is another example of scaling rules, describing the
scaling of the first drift region resistance. The scaling rules of the intrinsic
MOSFET are inherited from PSP and one can refer to [112] for details.
The GR term in (3.5) accounts for the series resistance of the first drift
region but not for the contribution of charges in the same region. These
can be modeled physically by modifying the overlap capacitance submodel in
SP [82] or PSP [74], which is based on a surface-potential formulation. The
modification includes the inversion of the first drift region as introduced in
Section 2.2. With this modification, the contributions of the first drift region
to the integrated gate, inversion and body charges are then given by
QGOV = CoxovWdr1Ldr1 (VG,DI − VFBov − ψsov) , (3.8)
QIOV =
CoxovWdr1Ldr1φTG
2D
uoxov +G
√
e−x + x− 1 , (3.9)
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and
QBOV = QGOV −QIOV . (3.10)
Here
G = γov
/√
φT , (3.11)
D = exp
(
−2φBov + VB,DI
φT
)
· [ex − x− 1− χ(x)] , (3.12)
and
uoxov = (VG,DI − VFBov − ψsov)/φT . (3.13)
The geometry dependence of charges in the first drift region is included in
SP-HV through (3.8)–(3.10).
The Second Drift Region
The current in the second drift region is given by
Idr = Idr0 ·
(
1 +
VD,DI
VA
)
· (1 + θACC · VGS) (3.14)
Its dependence on the second-drift-region geometry is included through Idr0
which is the current predicted by the R3 model [70, 71] without considering
the effects of the VD,DI and VGS modulation. Idr0 can be expressed by
Idr0 ∝ 1
RSHDR
· Wdr2 +XW +XWW/Wdr2
Ldr2 +XL +XLW/Wdr2
(3.15)
where RSHDR is the sheet resistance of the second drift region, XW, XWW,
XL, and XLW are the width/length offset parameters. This geometry depen-
dence is simplified from the original R3 model [70,71,73,113] to remove effects
that are not seen in LDMOS drift regions.
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3.3 Global Model Verification with TCAD Simulations
TCAD simulations are used to verify the scaling properties of the drift region
since the length and the doping concentration of the drift region in manufac-
tured LDMOS transistors are usually fixed. The scaling with the geometry of
the intrinsic MOSFET is verified with experimental data in Section 3.4.
Length of the First Drift Region
Figs. 3.2 through 3.5 show the fitting of TCAD results with different lengths
of the first drift region. Ldr1 = 1 µm and Ldr1 = 4 µm are used in the TCAD
simulations. The length of the first drift region has a small effect on current in
Figs. 3.2 through 3.4 because the overall drift region resistance is dominated
by the contribution of the second drift region; the effect is nevertheless mod-
eled well. In contrast [note the vertical scale differences in Figs. 3.5(a) and
3.5(b)], the gate capacitance significantly increases as Ldr1 increases, and this
is accurately modeled through (3.8).
For both Ldr1 values in Fig. 3.5, it can be observed that at high VD(= 12 V),
the TCAD data show a more gradual transition around VG = −5 V than the
compact model results. The “softer” transition is caused by the lateral deple-
tion at the p-substrate/n-drift region junction. For a longer first drift region,
the effect of the junction lateral depletion is less pronounced because the de-
pletion width is relatively small compared to Ldr1. So TCAD results for long
Ldr1(= 4 µm) in Fig. 3.5(b) show a sharper transition than the results for
short Ldr1(= 1 µm) in Fig. 3.5(a). This lateral depletion has not been taken
into account in SP-HV so that the compact model results show an abrupt
transition. Also note that at VD = 0 when the lateral depletion is insignifi-
cant, the compact model results match TCAD data nicely.
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Figure 3.2: TCAD verification of the transfer characteristics. Drain current
as a function of gate voltage at VD = 100 mV and VB = 0,−1,−2 V. Device
parameters are given in Fig. 2.3 except Ldr1 for scaling verification of the first
drift region.
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Figure 3.3: TCAD verification of the transfer characteristics. Transconduc-
tance as a function of gate voltage at VD = 100 mV and VB = 0,−1,−2 V.
Device parameters are given in Fig. 2.3 except Ldr1 for scaling verification of
the first drift region.
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Figure 3.4: TCAD verification of the output characteristics. Drain current as a
function of drain voltage at VB = 0 and VG = 3, 6, 9, 12 V. Device parameters
are given in Fig. 2.3 except Ldr1 for scaling verification of the first drift region.
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Figure 3.5: TCAD verification of the gate capacitance. VB = 0. Device
parameters are given in Fig. 2.3 except Ldr1 for scaling verification of the first
drift region.
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Length of the Second Drift Region
Figs. 3.6 through 3.9 show the fitting of TCAD results with different lengths
of the second drift region. Ldr2 = 1 µm and Ldr2 = 5 µm are used in the
TCAD simulations. For short length of the second drift region, the resistance
of the drift region is reduced, and the device shows less significant LDMOS
effects: the peaks in gm are less sharp in Fig. 3.7 and the quasi-saturation
effect is less pronounced in Fig. 3.8.
Fig. 3.9 shows the fitting of the gate capacitance for different lengths of
the second drift region. Both the magnitude and the position of the peaks in
CGG are changed due to the different drift region resistances. The variation in
CGG is well captured by the new model, which further validates the scalability
of the second drift region.
Doping Concentration in the Drift Region
Figs. 3.10 through 3.12 show the fitting of two different doping concentrations
in the drift region. For heavily doped drift region, the drift region resistance
is small and the device shows less significant LDMOS effects: the peaks in gm
are less sharp in Fig. 3.11 and the quasi-saturation effect is less pronounced
in 3.12.
The close agreement over different drift region parameters in Figs. 3.2
through 3.12 verifies the scalability of the drift region model in this work.
3.4 Global Model Verification with Experimental Data
Measurement data are used to verify both the width and length scaling of the
intrinsic MOSFET region. Fig. 3.13 shows the transfer characteristics at low
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Figure 3.6: TCAD verification of the transfer characteristics. Drain current
as a function of gate voltage at VD = 100 mV and VB = 0,−1,−2 V. Device
parameters are given in Fig. 2.3 except Ldr2 for scaling verification of the
second drift region.
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Figure 3.7: TCAD verification of the transfer characteristics. Transconduc-
tance as a function of gate voltage at VD = 100 mV and VB = 0,−1,−2 V.
Device parameters are given in Fig. 2.3 except Ldr2 for scaling verification of
the second drift region.
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Figure 3.8: TCAD verification of the output characteristics. Drain current as a
function of drain voltage at VB = 0 and VG = 3, 6, 9, 12 V. Device parameters
are given in Fig. 2.3 except Ldr2 for scaling verification of the second drift
region.
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Figure 3.9: TCAD verification of the gate capacitance. VB = 0. Device
parameters are given in Fig. 2.3 except Ldr2 for scaling verification of the
second drift region.
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Figure 3.10: TCAD verification of the transfer characteristics. Drain current
as a function of gate voltage at VD = 100 mV and VB = 0,−1,−2 V. Device
parameters are given in Fig. 2.3 except Ndrift for scaling verification of the
doping concentration in the drift region.
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Figure 3.11: TCAD verification of the transfer characteristics. Transconduc-
tance as a function of gate voltage at VD = 100 mV and VB = 0,−1,−2 V.
Device parameters are given in Fig. 2.3 except Ndrift for scaling verification of
the doping concentration in the drift region.
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Figure 3.12: TCAD verification of the output characteristics. Drain current as
a function of drain voltage at VB = 0 and VG = 3, 6, 9, 12 V. Device parameters
are given in Fig. 2.3 except Ndr2 for scaling verification of the second drift
region.
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Figure 3.13: Measurement verification of the transfer characteristics for differ-
ent intrinsic MOSFET geometries. VD = 100 mV and VB = 0 to −4 V with a
−1 V step.
VD with VB as a parameter, and Fig. 3.14 shows the output characteristics
at VB = 0 with VG as a parameter. In the output characteristics, the long-
channel devices behave electrically like conventional MOSFETs since the drift
region resistance is insignificant, as compared to the resistance of the intrinsic
MOSFET. On the other hand, for the short-channel devices, quasi-saturation
is clearly observed. A single global level parameter set can model all geome-
tries, which verifies the scalability of the new model in terms of the intrinsic
MOSFET width and length.
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Figure 3.14: Measurement verification of the output characteristics for differ-
ent intrinsic MOSFET geometries. VB = 0 V and VG = 1.1 V to 5.5 V with a
1.1 V step.
Fig. 3.15 compares the threshold voltage and the normalized IDSAT for
the measurement data and the new model over intrinsic MOSFET geometries.
Both the short channel effect and the narrow width effect can be observed in
the VTH variation and they are accurately captured by SP-HV.
Fig. 3.16 shows the gate capacitance as a function of gate voltage for several
intrinsic MOSFET lengths. For each CGG(VG) curve, there is a “step” around
VG = −2 V. Physically, this step corresponds to the onset of the inversion of
the first drift region. The transitions in simulated CGG(VG) curves are abrupt
because in the compact model we assume both the intrinsic channel and the
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Figure 3.15: Measurement verification of the variation of threshold voltage and
IDSAT with intrinsic MOSFET geometries. IDSAT is determined at VG = 5.5 V,
VD = 20 V, and VB = 0. Symbols represent values from measurements and
lines stand for model results.
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Figure 3.16: Measurement verification of gate capacitance as a function of VG
for different intrinsic MOSFET lengths.
drift region are uniformly doped, whereas there is a gradual doping variation
in between these two regions in actual devices.
Experimental data from another technology is also used to verify the scal-
ability of SP-HV with device width. Fig. 3.17 shows the fitting of the nor-
malized IDSAT over device width at two bias conditions. The bias values are
selected so that IDSAT1 is predominantly determined by the second drift region
resistance and IDSAT2 is predominantly determined by the intrinsic MOS de-
vice behavior. The two curves in Fig. 3.17 show that the width dependencies
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Figure 3.17: Normalized IDSAT by device width at two different bias conditions
as a function of device width. IDSAT1: VD = 20 V and VG = 8 V; IDSAT2:
VD = 20 V and VG = 4 V;
of the two regions are slightly different, and both scaling trends have been well
captured by the new model.
3.5 Summary
In this Chapter, the model scalability is extensively verified. The scalability
of the drift region model is verified with TCAD simulations, including the
length of the drift region and the doping concentration in the drift region. The
scalability of the intrinsic MOSFET, with varying width and length, is verified
with experimental data. The close agreement between the model results and
the TCAD simulations/experimental data confirms the model scalability.
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CHAPTER 4
BERGLUND RELATION IN LDMOS TRANSISTORS
Berglund related a certain area associated with the normalized MOS C(V)
curve to the energy gap of silicon. Despite the fact that in LDMOS transistors
the gate capacitance exhibits complicated behavior associated with the pres-
ence of the drift region, it turns out that the Berglund relation remains valid,
as confirmed by both measurements and TCAD simulations.
4.1 Berglund Relation in MOSFET
For an ideal MOS capacitor
∫ [
1− C (VG)
Cox
]
dVG ≈ Eg
q
(4.1)
where C(VG) denotes the overall quasi-equilibrium capacitance at the gate
voltage VG, Cox is the oxide capacitance, Eg is the energy gap of silicon and q
is the absolute value of the electronic charge [114]. The integral is taken from
deep accumulation through strong inversion. This result, sometimes called
the “Berglund Relation,” is approximate since it ignores surface quantization,
leakage currents, and polysilicon depletion. Furthermore, Cox is seldom known
precisely and is typically taken as the value of C somewhere deep in accumu-
lation. Fig. 4.1 illustrates the original Berglund relation in a MOS capacitor.
The area of the shaded region in the plot equals to Eg/q approximately.
Apart from providing a direct illustration of quantum mechanics (the ex-
istence of the energy gap) in a simple manner, the Berglund relation is useful
as a practical tool: it allows one to check that the ramp rate during a C(VG)
measurement is sufficiently slow so that the measured C(VG) curve can be
regarded as quasi-equilibrium. In addition, (4.1) can serve as a qualitative
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Figure 4.1: Illustration of the original Berglund relation in MOS capacitor.
The area of the shaded region approximately equals Eg/q.
benchmark during the development of analytic models of MOS devices.
4.2 Berglund Relation in LDMOS Transistors
In [114] (4.1) was obtained for a simple MOS capacitor in which the surface
potential ψs is position independent. A simple analysis shows that (4.1) re-
mains valid for a MOSFET with a laterally uniform channel as long as there
is no drain bias, i.e. VDS = 0. For VDS 6= 0 quasi-equilibrium conditions do
not apply and (4.1) with C changed into CGG is not valid. Here we will show
that for VDS = 0 the Berglund relation remains valid in the presence of lat-
eral doping non-uniformity in the MOSFET channel. In fact, we consider the
most extreme case of lateral non-uniformity–the LDMOS device [8, 43] where
not only the doping may vary in the horizontal direction but CGG includes
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contributions from regions of opposite polarity (cf. Fig. 2.1). For this device
the surface potential is position dependent even for VDS = 0 so we consider
the gate capacitance CGG as a parallel combination of N capacitors Ck and
assume that (4.1) applies to each of them. For the sake of generality we do
not assume Cox to be the same and introduce Coxk – the oxide capacitance for
the k-th capacitor. Then
q
∫
(Coxk − Ck) dVG ≈ CoxkEg (4.2)
and after summation we recover (4.1) with
C =
N∑
k=1
Ck (4.3)
and
Cox =
N∑
k=1
Coxk . (4.4)
4.3 Verification with TCAD Simulations and Experimental Data
Despite the simplicity of this analysis it is confirmed by both TCAD simu-
lations and experimental data from LDMOS transistors. Typical results are
shown in Fig. 4.2. Since the oxide thickness is about 20 nm for the device of
Fig. 4.2 surface quantization effects and gate leakage current are negligible.
The polysilicon depletion effect can be seen in the experimental data but is
small: C(VG) is reduced by 1-2%. The numerical value of the integral in (4.1)
(from −8 V to +8 V with Cox assigned the value of CGG at VG = −8 V) is
1.1 V, for both the experimental and TCAD data, which is, indeed, close to
Eg/q. The TCAD data were generated for two different cases: laterally uni-
form and graded doping within the p-type and n-type regions. Comparison
with the experimental data clearly shows that laterally non-uniform doping is
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Figure 4.2: Normalized gate capacitance as a function of gate voltage.
present in this particular LDMOS transistor. The shape of the CGG(VG) curve
for the non-uniformly doped device agrees with that in [43]. This, however,
does not affect the validity of the Berglund relation.
Experimental data from devices with different structures (LDMOS or MOS),
types (n or p), oxide thicknesses, widths, lengths, and number of fingers are
used to verify the Berglund relation. Table 4.1 summarizes the results of the
numerical integrations of the experimental data. The value ranges from 1.0 V
to 1.2 V, which is close to the band gap of silicon, confirming the validity of
the generalized Berglund relation in MOS devices.
4.4 Benchmarking of SP-HV with the Berglund Relation
The Berglund relation can also be used as a benchmark test of compact models
of LDMOS transistors. The the normalized CGG(VG) curve simulated with a
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Tox (A˚) Device W (µm) L (µm) NG
∫
[1− C/Cox]dVG (V)
nldsl65 C 1.02
300 nldscale 0.77C 1.05
nldscale 1.05C 1.14
1000 52 1.23
nld10 500 26 1.21
100 2 1.12
10 2 1.12
1000 32 1.11
nld25 500 16 1.11
100 2 1.15
10 2 1.15
200 200 2 1.00
100 2 1.04
nld65 80 10 1.08
80 4 1.12
20 2 1.04
10 2 1.05
1000 36 1.10
pld45 500 18 1.10
100 2 1.15
10 2 1.16
120 10.01 1.19
140 nmv45 120 1.26 1.12
120 0.63 1.09
50 50 1.19
57 nmos 50 0.56 1.09
1.05 50 1.19
Table 4.1: Summary of numerical integration of experimental data from dif-
ferent devices.
compact model can be numerically integrated. The model passes the bench-
marking test if the result is close to the theoretical value–Eg/q. Fig. 4.3 shows
SP-HV fitting to the measured gate capacitance. The numerical integration
of the modeled CGG(VG) curve equals to 1.09 V. The close agreement to the
theoretical value verifies the quality of the SP-HV model.
There is a “step” in the model result in Fig. 4.3, whereas the experimental
data show a more gradual variation. This is because in the compact model
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Figure 4.3: Normalized gate capacitance as a function of gate voltage.
we assume both the intrinsic channel and the drift region are doped uniformly
whereas in the fabricated LDMOS transistor the doping variation is gradual.
This is verified by the TCAD simulations in Fig. 4.2, in which the CGG(VG)
curve in the uniform doping case shows a similar “step” as observed in compact
model result whereas the CGG(VG) curve in the non-uniform doping case fits
the measured data very well.
4.5 Summary
In this Chapter, the Berglund relation is extended to MOS devices with later-
ally non-uniform channel doping, including LDMOS transistors. It is verified
extensively with TCAD simulations and experimental data. It is also used as
a benchmark test for LDMOS compact models and SP-HV passes this test.
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CHAPTER 5
SELF-HEATING MODEL
The self-heating effect in LDMOS transistors has been extensively studied
since the devices are often used in high-voltage/high-current applications and
it is also encountered during the parameter extraction process [21, 31, 37, 40,
53, 115–125]. Self-heating in SP-HV is modeled via an auxiliary thermal net-
work [126]. The scalable thermal resistance and capacitance are simplified
from Brodsky’s model [127, 128].
5.1 Simplified Scalable Thermal Resistance and Capacitance
Brodsky’s model has been developed to model self-heating effect in SOI MOS-
FETs [127]. A simplified version has been employed to address the bulk MOS-
FETs in the self-heating version of PSP [75]. Here the same simplification is
adopted in SP-HV [51,111].
Fig. 5.1 shows the simplified SOI MOSFET structure used for the thermal
model derivation in [127, 128]. The structure parameters are defined in Table
5.1. The geometry dependent thermal resistance in [127] is given by (the
notations are those of [127])
RTH =
[
2
√
mdkdddW (arg1− arg2)
arg1 + arg2
+
√
mgkgdgWg + hdWL
]−1
(5.1)
in which
arg1 = e
√
mdLd [
√
mdkdddW + hd (W −Wm)Lct +√mmkmdmWm] (5.2)
arg1 = e−
√
mdLd [
√
mdkdddW − hd (W −Wm)Lct −√mmkmdmWm] (5.3)
where mi = hi/(kidi) is the square of the inverse characteristic thermal length
in the respective cooling fin and hi = ko/dio is the heat transfer coefficient
57
(a)
(b)
Figure 5.1: (a) Simplified SOI MOSFET structure (not to scale), where W ≈
Wm used for the thermal model derivation. (b) Simplified SOI MOSFET
structure (not to scale), whereW > Wm,used for the thermal model derivation.
After [127].
for that fin (dio is the total thickness of the oxide between the fin and the
substrate). The physical constants are listed in Table 5.2.
Examining (5.1), one can find that the last term can be approximately
regarded as an “area” heat conducting component, which is proportional to
(W.L); the first and second term can be considered as the “perimeter” com-
ponents which are proportional to W and L, respectively; note that L = Wg
in Fig. 5.1(a). With these approximations, the geometry dependent thermal
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Parameter Definition
W width of channel
Wm width of drain/source interconnect
Wg width of gate interconnect
L length of channel
Ld length between gate and drain/source contact
Lct length of drain/source contact opening
do thickness of buried oxide
dgo total thickness of oxide between gate interconnect
and substrate
dmo total thickness of oxide between drain/source
interconnect and substrate
dd thickness of silicon film
dg thickness of gate interconnect material
dm thickness of drain/source interconnect material
xd position along drain/source fin
xg position along gate interconnect fin
xm position along drain/source interconnect fin
Td temperature along xd
Tg temperature along xg
Tm temperature along xm
T0 temperature at buried oxide/substrate interface
Table 5.1: Parameters for the simplified device structure in Fig. 5.1. After
[127].
conductance GTH = 1/RTH is simplified to
GTH = (GTH0 +GW ·W +GL · L+GWL ·WL) · (TKR/TKD)STGTH (5.4)
where GTH0, GW, GL, GWL, and STGTH are model parameters. GTH0 is
introduced to improve the model flexibility and STGTH is used to describe
the temperature dependence of the thermal resistance. Similarly, the scalable
thermal capacitance is simplified to
CTH = CTH0 +CW ·W +CL · L+CWL ·WL (5.5)
where CTH0, CW, CL, and CWL are model parameters. In this work we
concentrate on the static I(V ) characteristics so CTH in Fig. 5.3 is included
for the sake of completeness.
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Parameter Definition Value
ko thermal conductivity of oxide 0.014 W/(cm·◦C)
kd thermal conductivity of drain/source 0.63 W/(cm·◦C)
silicon film
km thermal conductivity of drain/source 2.39 W/(cm·◦C)
interconnect material
kg thermal conductivity of gate interconnect 2.39 W/(cm·◦C)
material
ρo density of oxide 2.19 g/cm
3
ρd density of silicon film 2.328 g/cm
3
ρm density of drain/source interconnect 2.7 g/cm
3
material
ρg density of gate interconnect material 2.7 g/cm
3
cpo specific heat of oxide 1.4 J/(g·◦C)
cpd specific heat of silicon film 0.7 J/(g·◦C)
cpm specific heat of drain/source interconnect 0.9 J/(g·◦C)
material
cpg specific heat of gate interconnect material 0.9 J/(g·◦C)
Table 5.2: Physical constants for self-heating model. After [127].
Fig. 5.2 shows the geometry dependent thermal resistance calculated by
the original Brodsky’s model given by (5.1) and the simplified model given by
(5.4). The close agreement verifies that the simplified scalable thermal resis-
tance provides sufficiently accuracy for the purpose of compact modeling.
5.2 Self-Heating Model
Fig. 5.3 shows the auxiliary thermal network, which is standard, used to model
self-heating [126]. The voltage at the node TSH describes the temperature rise
from self-heating relative to the ambient temperature which is represented
by ground in the thermal network. This temperature rise is fed back into
the temperature dependence equations for the I(V ) model. The simulator
then self-consistently solves for the device currents in the presence of self-
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Figure 5.2: Comparison of thermal resistance as a function of device length
for W = 10, 20 and 100 µm calculated by Brodsky’s model given by (5.1) and
by the simplified model given by (5.4).
Pdiss
RTH
CTH
TSH
Figure 5.3: Auxiliary thermal network for self-heating model.
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Figure 5.4: Benchmarking test results of self-heating model implementation
in SP-HV.
heating [71]. The overall power dissipation Pdiss is given by
Pdiss = VDI,S · Ich + VD,DI · Idr + VDI,B · Ibn + VDB · Ibdr (5.6)
The contribution from the drift region to the overall power dissipation is given
by VD,DI · Idr and VDB · Ibdr (cf. Fig. 2.2). In the next Chapter we will
see that when the expansion effect takes place, the impact ionization terms
(VDI,B ·Ibn+VDB ·Ibdr) are comparable to the power dissipation in the intrinsic
MOS device and hence need to be included in the model. (cf. Figs. 6.7 and
6.8). In our TCAD simulations and experimental data the gate tunneling
and junction leakage currents are negligible so are not included in the Pdiss
calculation.
The scalable self-heating model given by (5.4), (5.5), and Fig. 5.3 is im-
plemented in the SP-HV model and a benchmark test is run to verify whether
it has been implemented correctly [109,129,130]. Fig. 5.4 shows the results of
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the benchmarking test. The test has been performed in two steps. In the first
step, the self-heating model is turned off. The device temperature is swept
and the drain current at a given bias condition is plotted as a function of tem-
perature.In the second step, the self-heating model is turned on. The thermal
resistance is swept and the drain current at the same bias condition is plotted
against the device temperature, which is TSH higher than the ambient temper-
ature due to the self-heating effect. Fig. 5.4 shows that the drain currents in
the two steps are exactly the same whether the device temperature is raised
directly or it is raised by self-heating. This verifies that the self-heating model
is correctly implemented in SP-HV.
5.3 Model Verification with Experimental Data
The model is used to fit experimental data affected by self-heating. Fig. 5.5
shows the output characteristics of an LDMOS transistor. The negative out-
put conductance, observed between the “dips” in the output conductance, is
caused by self-heating.
In this section, experimental data from a single device is used to verify
the essential physics of the self-heating model. More detailed scalability ver-
ification will be performed in the next Chapter, where we will find that the
interplay between self-heating and impact ionization in the drift region plays
a key role in modeling the geometry dependent expansion effect.
5.4 Summary
In this Chapter, the scalable self-heating model in SP-HV is presented, bench-
marked, and experimentally verified.
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Figure 5.5: Self-heating model verification with experimental data. VG = 2 V
to 8 V by step of 1 V.
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CHAPTER 6
MODELING OF IMPACT IONIZATION IN LDMOS TRANSISTORS
This chapter describes compact modeling of the impact ionization current in
LDMOS transistors [52]. Depending on bias conditions, the impact ionization
process in LDMOS transistors may occur primarily in the intrinsic MOSFET
or in the drift region, leading to a “double-hump” substrate current behavior
and enhanced drain current when both VG and VD are high. Impact ionization
in the drift region also causes the “expansion” effect, which is modeled by mak-
ing the drift region resistance a function of the impact ionization current in the
same region. The new model is verified by comparison with TCAD simulations
and experimental data. The width dependence of the expansion effect is cap-
tured through the interaction between the temperature dependence of impact
ionization in the drift region and the geometry dependence of self-heating [52].
6.1 Impact Ionization in LDMOS Transistors
Depending on the bias conditions, impact ionization in LDMOS transistors
occurs primarily either in the intrinsic MOSFET or in the drift region, lead-
ing to a “double-hump” characteristics in substrate current. The first and
second increases in IB are caused by the two impact ionization components,
respectively [49, 50, 131, 132]. Since substrate current may trigger the para-
sitic bipolar device to turn on, and cause potential reliability issues related
to hot electron injection [133,134], it is critical for a compact LDMOS model
to predict the substrate current accurately. An accurate model of the impact
ionization current in the drift region is also a prerequisite for modeling the
expansion effect.
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The “expansion” effect [72, 77, 78, 135] in LDMOS transistors is a “step”
increase in ID(VD) in saturation for sufficiently large gate biases. This ef-
fect was first observed experimentally in [77, 135] and investigated in detail
through TCAD simulations in [78], which concluded that the expansion effect
is caused by impact ionization in the drift region. A compact model of the
expansion effect based on the drift region impact ionization current (denoted
here as Ibdr) was developed in [72]. The key aspect of the model in [72] is
that the increase of the drain current is caused by an increase in Ibdr which
in turn causes the source-substrate junction of the intrinsic MOSFET to be-
come forward biased. The model in [72] has been calibrated versus TCAD
simulations but not compared with experimental data for devices exhibiting
the expansion effect. The expansion effect was also modeled in [136] with a
current source controlled by the electric field in the drift region. Details such
as how the electric field is computed, comparison with TCAD simulations, or
experimental verification have not been presented. Thus at present the expan-
sion effect is observed experimentally, reasonably well understood physically,
and two approaches to its inclusion into compact LDMOS models have been
suggested but not experimentally verified.
The purpose of this work is to provide an experimentally verified physics-
based compact model of impact ionization in LDMOS transistors. This chapter
proceeds as follows. First, impact ionization in the drift region is investigated
and a new compact model of impact ionization in the drift region is presented
and verified. Then we describe a compact model of the expansion effect and
verify it by comparison to both TCAD simulations and experimental data.
In particular, the interplay between the expansion and self-heating effects is
investigated experimentally and reproduced by the new model. To the best
of our knowledge, this represents the first analysis of the interaction between
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impact ionization and self-heating as a function of LDMOS geometry.
Two-dimensional TCAD simulations show that depending on bias condi-
tions, the peak impact ionization occurs either in the intrinsic MOSFET, near
the p-substrate/n-drift junction, or in the drift region, near the n-drift/n+-
diffusion junction, as shown in Fig. 6.1 [49, 50].
At low VG the maximum impact ionization occurs in the intrinsic MOSFET
near the p-substrate to n-drift junction. This impact ionization component is
similar to that in a conventional MOSFET; it causes the first peak in the
IB(VG) curve. At high VG, impact ionization primarily occurs in the drift
region near the n+ drain diffusion region and results in the second increase in
the IB(VG) curve.
Fig. 6.2 shows the lateral electric field at three different gate biases along
the cut-line AA’ in Fig. 6.1(a). It clearly shows the shift of the maximum
field position with VG. Physically, the impact ionization generation rate in-
creases with electric field and it is proportional to the current density. At low
VG(= 4 V), the intrinsic MOSFET dominates and the maximum potential
variation occurs at the p-substrate/n-drift junction [cf. Fig. 6.2(b)], and the
maximum lateral electric field and impact ionization generation rate locate in
this region. When VG increases, the resistance of the intrinsic MOSFET goes
down and the device is gradually taken over by the drift region and large por-
tion of potential variation takes place in the drift region. At high VG(= 20 V),
the device is dominated by the drift region. The maximum potential variation
occurs in the drift region close to the n+-diffusion, and the maximum lateral
electric field and impact ionization generation rate occur at the same place.
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(a) Impact ionization generation rate distribution at VD = 15 V and
VG = 4 V.
(b) Impact ionization generation rate distribution at VD = 15 V and
VG = 20 V.
Figure 6.1: Distribution of the impact ionization generation rate in the LD-
MOS simulated by ATLAS. (a)At bias condition VD = 15 V, VG = 4 V and
VB = VS = 0 V, the maximum impact ionization generation rate occurs at the
pinch-off region near the p-substrate/n-drift junction. (b)At bias condition
VD = 15 V, VG = 20 V and VB = VS = 0 V, the location of the maximum
impact ionization generation rate is in the drift region near the n-drift/n+-
diffusion junction.
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Figure 6.2: Lateral electrical field and potential variation along cut-line AA’ in
Fig. 6.1(a). VS = VB = 0, VD = 15 V, and VG =4, 9, and 20 V. The boundary
between the intrinsic MOSFET and the drift region is located at x = 4 µm.
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Figure 6.3: Equivalent circuit of the SP-HV model, which is the same as in
Fig. 2.2. Repeated here for convenience.
6.2 Compact Model of Impact Ionization in the Drift Region
To physically describe these phenomena, two current sources Ibn and Ibdr are
implemented to model the impact ionization components in the intrinsic MOS-
FET and in the drift region, respectively (cf. Fig. 6.3). The current source Ibn
is included in the compact model of the transistor Mn [74, 137]. The impact
ionization current Ibdr in the drift region is modeled as follows [138,139]:
Ibdr = adr1 · Edr · IDS · exp (−adr2/Edr) , (6.1)
where
adr1 = ADR1 ·
[
1 +ADR4 ·
(√
VSB + φB −
√
φB
)]
, (6.2)
adr2 = ADR2 · (TKD/TKR)STADR2 , (6.3)
Edr = (VDB − adr3 · VDI,B) /Ldr2 , (6.4)
and
adr3 = ADR3 ·
[
1 +ADR5 ·
(√
VSB + φB −
√
φB
)]
. (6.5)
Edr is the average electric field in the drift region and ADR1 through ADR5
are model parameters. The parameter STADR2 models the temperature de-
pendence, and TKD and TKR are the device temperature and the reference
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Figure 6.4: TCAD verification of the substrate current as a function of gate
bias at different drain biases. VD = 10, 11, 12, 13, 14, 15 V, VB = 0.
temperature, respectively. The parameters ADR4 and ADR5 are introduced
to empirically model the body-bias dependence. Note that the IB dependence
on VG is included through IDS and VDI,B. The expression (6.1) for Ibdr is similar
to that used in [74] for Ibn and is conceptually based on [138]. The essential
difference is that Edr is used to reflect the fact that Ibdr is generated in the
drift region.
6.3 Model Verification
The impact ionization model in Fig. 6.3 is verified against both TCAD sim-
ulations and measurement data. Fig. 6.4 shows TCAD simulation of IB as a
function of VG for different drain voltages. At low VG, the maximum impact
ionization occurs in the intrinsic MOSFET. This impact ionization process
causes the peak in the IB(VG) curves, which is modeled by Ibn. At high VG,
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Figure 6.5: Experimental verification of the experimental data for devices with
different intrinsic channel lengths. In all cases Ldr1 = 1.05 µm, Ldr2 = 2.38 µm,
and VD = 20 V.
impact ionization in the drift region dominates and causes the second hump
(i.e. increase) in the substrate current, which is modeled by Ibdr given by (6.1).
Fig. 6.4 shows that the model captures both impact ionization components
and accurately reproduces the IB(VG, VD) dependence.
The model is also verified against experimental data. Fig. 6.5 shows IB(VG)
curves for devices with different intrinsic MOSFET lengths. The shortest
device, L = 0.63µm, shows the most significant double-hump shape while the
longest device, L = 2.52µm, shows almost no second hump. Long devices
show less significant LDMOS effects than short devices because their drift
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Figure 6.6: Measurement verification of the output characteristics. The device
geometry is W/L = 60µm/0.75µm, Ldr1 = 0.42µm, Ldr2 = 1.5µm. VD = VB =
0V, VG = 1V to 8V with a step of 1V. Symbols: measurements; solid lines:
model with impact ionization in the drift region; dashed lines: model without
impact ionization in the drift region.
region resistance is relatively smaller compared to the resistance of the intrinsic
MOSFET. Fig. 6.5 shows that the IB(VG) characteristics, together with their
length scaling, are well captured by the model.
Accurate modeling of IB also enables accurate modeling of the increase
in output conductance for high VD and high VG. Fig. 6.6 shows fitting of
experimental output characteristics of an LDMOS transistor; model results
with and without Ibdr are shown. (Model output without Ibdr is obtained
by setting ADR1 = 0.) The significant improvement in fitting when impact
ionization in the drift region is taken into account is apparent.
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Figure 6.7: TCAD verification of the drain current as a function of drain
voltage at different gate biases. VG varies from 2 V to 7 V with a step of 1 V
and VS = VB = 0.
6.4 Expansion Effect in LDMOS Transistors
Another interesting phenomenon in LDMOS transistors is the “expansion”
effect, the “step” increase in ID(VD) for sufficiently large gate biases. Fig. 6.7
shows output characteristics from 2D TCAD simulation in which the expansion
effect can be observed. The TCAD simulations used the drift-diffusion model
and the new University of Bologna impact ionization model [140]. In Fig. 6.7,
quasi-saturation is clearly visible for VG > 5 V and VD < 20 V. Physically,
this is caused by the reduction of the intrinsic MOSFET channel resistance for
high VG, hence the overall device resistance becomes dominated by the drift
region resistance and becomes relatively independent of the intrinsic channel
resistance. This causes the reduced gate bias dependence of drain current at
high VG and low VD(< 20 V).
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Fig. 6.7.
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Figure 6.9: Cross section of the LDMOS device used in TCAD simulation.
Cut-lines along the line A-A’ of the carrier concentration and donor doping
concentration at two different bias conditions.
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For high VG and VD > 20 V, the drain current shows a rapid increase,
which is caused by impact ionization in the drift region as described in the
previous Section.
As VD increases above 25 V the drain current again saturates. This “step”
in ID(VD) takes place simultaneously with a rapid increase in substrate current,
see Fig. 6.8(a). However, the ID increase is not caused simply by the addition
of the substrate current since, as Fig. 6.8(b) shows, the source current increases
as well. Thus there is more to the expansion effect than just the direct increase
in impact ionization in the drift region.
Comparison of TCAD simulations of the electron and hole concentrations
for VD = 40 V and VG = 2 and 7 V in Fig. 6.9 shows that when both VD and
VG are high the electron and hole concentrations in the drift regions increases
dramatically and assume values well in excess of the donor concentration.
This was first demonstrated in [78] and implies that the impact ionization
in the drift region not only increases the substrate current but also reduces
the drift region resistance by increasing the carrier concentration (cf. Fig.
6.9). When this happens the overall LDMOS device behavior approaches
that of the intrinsic MOSFET. More precisely, once the expansion effect takes
place, ID exceeds the value expected for the intrinsic device alone due to the
contribution of the substrate current associated with the impact ionization in
the drift region. This is the essential physics of the expansion effect that needs
to be included in a simplified manner in an LDMOS compact model.
In [72], the increase of the source current was explained by the forward
biasing of bulk-to-source junction caused by the bulk current, which is unfor-
tunately inexact. As a result, the expansion effect submodel based on this
explanation is unphysical. A series of TCAD simulations have been run to
check the explanations about the IS increase at high VD in this work and
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Figure 6.10: Source current simulated with three devices structures. VG varies
from 2 V to 7 V with a step of 1 V and VS = VB = 0. Tox = 25 nm, Lch = 1 µm,
Ldr1 = 1 µm, Nch = 2× 1017 cm−3.
in [72]. Three device structures are used in TCAD simulations. Two struc-
tures are LDMOS transistors with different lengths of the second drift region
and the other one is the intrinsic MOSFET. The source, drain, and substrate
current are shown in Figs. 6.10 and 6.11.
One can find that the source currents from all three structures are almost
equal to one another at high VD when the LDMOS works in the “expan-
sion” regime. This observation suggests that it might be better to call this
phenomenon the “recovery” effect because the intrinsic MOSFET behavior is
recovered in this region. This result also shows that the body-biasing effect
is insignificant and should not be used as the explanation for the IS increase
when the LDMOS transistor works at the transition from quasi-saturation to
expansion regions.
Another set of TCAD simulation has been run with different substrate
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Figure 6.11: Drain and body currents simulated with three devices structures.
Device structure parameters and bias conditions are the same as those in Fig.
6.10.
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Figure 6.12: Source current simulated with three devices structures. VG varies
from 2 V to 5 V with a step of 1 V and VS = VB = 0. Tox = 25 nm, Lch = 1 µm,
Ldr1 = 1 µm, Nch = 5× 1016 cm−3.
doping. The substrate doping concentration has been reduced so that the body
biasing effect should be more significant. Figs. 6.12 and 6.13 shows the results.
The effect of body biasing is more pronounced and it raises the channel current
above the current of the intrinsic MOSFET. The results also show clearly the
region where the body biasing effect is pronounced–the “expansion” region.
Therefore it is improper to account for the channel current increase before the
device reaches expansion region as has been done in [72].
An interesting aspect of the TCAD simulations concerns the substrate cur-
rent variation with drain bias in Fig. 6.8(a). On the IB(VD) curve for VG = 7 V
(the top curve) there is a distinct change from the rapid (approximately ex-
ponential) variation of IB with VD to a slower variation after VD reaches 25 V.
This effect (previously observed in TCAD simulations in [72, 78]) is caused
by the saturation of the drain current in the intrinsic MOSFET and is auto-
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Figure 6.13: Drain and body currents simulated with three devices structures.
Device structure parameters and bias conditions are the same as those in Fig.
6.12.
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matically included in the proposed model without any additional parameters.
Experimental data for IB are not available since the body is connected to the
source in the manufactured LDMOS devices which show the expansion effect.
6.5 Compact Modeling of the Expansion Effect
The expansion effect is modeled by modulation of Rdr (the resistance of the
drift region) by the impact ionization current Ibdr. Physically, this represents
a modulation of the drift region conductance described in [78] and illustrated
in Fig. 6.9. Empirically we have found that we can model of this effect via
Rdr =
1
geff +B1 · Ibdr +B2 · I2bdr
(6.6)
where geff denotes the effective conductance of the drift region in the absence
of impact ionization and the next two terms introduce the modulation effect
described above. B1 and B2 are (non-negative) model parameters that are
extracted by comparison with experimental data or TCAD simulations. B1 is
scalable:
B1 = B1O +
B1L
Ldr2
+
B1W
Wdr2
, (6.7)
where B1O, B1L and B1W are scaling parameters. Analysis of the experimen-
tal data available at this time shows no need to scale B2 with device geometry.
The dependence of Ibdr on IDS, which in turn is affected by Ibdr, is handled
iteratively by the circuit simulator.
TCAD verification of the proposed model of the expansion effect is illus-
trated in Fig. 6.7 for a fixed device geometry. Note that in Fig. 6.8(a)
IB = Ibn + Ibdr was fitted using equations for Ibn from [75] and Ibdr given by
(6.1). The results presented in Fig. 6.7 are representative of numerous TCAD
simulations and confirm the validity of the expansion effect modeling based
on the equivalent circuit of Fig. 6.3 and equation (6.6).
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One advantage of TCAD simulation is that effects like self-heating can
be turned off to simplify compact model verification. This was done for the
simulations in Figs. 6.7 and 6.8. For the experimental data that show the ex-
pansion effect (where both ID and VD are high), self-heating is usually present
and cannot be turned off. Hence any comparison of a compact model with
experimental data is possible only after self-heating is modeled. In the present
investigation we use the scalable self-heating model introduced in Chapter 5.
6.6 Model Verification
Figs. 6.14 and 6.15 compares the new model with experimental data for LD-
MOS transistors with different widths. Good agreement is achieved in all cases
and the data illustrate the role of self-heating in the analysis of the expansion
effect. Heat removal for the narrow device (W = 3 µm) is more efficient than
heat removal for the wide devices, because the narrow device has a relatively
larger perimeter component of the thermal conductance. Consequently, the
self-heating is relatively smaller, and the expansion effect is more pronounced.
In contrast, for the wide device (W = 60 µm) self-heating is more pronounced
and the impact ionization current responsible for the expansion effect is sup-
pressed due to the reduced mean-free-path at high temperature. As a result,
the wide device shows almost no expansion effect.
This interpretation is further confirmed by the experimental data for the
W = 12 µm device in Fig. 6.15, which shows an expansion effect intermedi-
ate between those of the narrow and wide devices. The new compact model
captures the interplay between self-heating and the expansion effect through
the physical geometry dependence of the thermal conductance coupled with
accurate modeling of the temperature dependence of the impact ionization
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Figure 6.14: Measurement verification of drain current as a function of drain
voltage at different gate voltage for devices with varying width. VG varies from
2 V to 8 V with a step of 1 V and VB = 0.
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Figure 6.15: Drain current as a function of drain voltage at different gate
voltage for a device with intermediate width. VG varies from 2 V to 8 V with
a step of 1 V and VB = 0.
currents. In Figs. 6.14 and 6.15, a single parameter set is used to cover all the
devices with varying width.
The scalability of the new model with respect to W is further illustrated
in Fig. 6.16 for two bias conditions. The bias values are selected so that
IDSAT1 is predominantly determined by the drift region resistance and IDSAT2
is predominantly determined by the intrinsic MOS device behavior. For wide
devices self-heating effectively quenches impact ionization so that the higher
gate bias IDSAT1 is most affected by quasi-saturation, i.e. depends primarily
on the drift region resistance. For narrower devices there is less self-heating,
impact ionization increases and IDSAT1 is primarily determined by the expan-
sion effect. Fig. 6.16 shows that the new model accurately captures the bias
and geometry dependence of these interrelated effects.
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Figure 6.16: Normalized IDSAT by device width at two different bias conditions
as a function of device width. IDSAT1: VD = 25 V and VG = 8 V; IDSAT2:
VD = 25 V and VG = 4 V. Please note that this is a different device from that
of Fig. 3.17.
Experimental data for the scalability over channel and drift region lengths
are not available to us (or in the literature) at the present time. Hence we rely
on TCAD simulations, which this time include self-heating and the thermal
boundary is a thermal contact placed at the bottom of the device at 300 K.
Typical results shown in Fig. 6.17 confirm the model scalability with channel
and drift region lengths.
6.7 Summary
A compact model of impact ionization in LDMOS transistors is developed.
This description follows the device physics [49, 50] and allows one to capture
the effect of impact ionization on LDMOS output characteristics. The ex-
pansion effect is modeled by modulating the drift region resistance by the
impact ionization current in the same region. The model is verified against
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Figure 6.17: Measurement verification of drain current as a function of drain
voltage at different gate voltage for devices with varying width. VG varies from
2 V to 7 V with a step of 1 V and VB = 0.
both TCAD simulation and experimental data. The width dependence of the
expansion effect is captured through the interaction between the temperature
dependence of impact ionization in the drift region and the geometry depen-
dence of self-heating.
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CHAPTER 7
MODEL CONVERGENCE AND CIRCUIT SIMULATION EXAMPLES
Convergence is an important aspect for a compact model because it determines
whether a compact model can be used by designers for circuit simulations. In
this Chapter, some examples are presented to demonstrate the convergence
property of SP-HV.
7.1 Simple Circuits: Ring Oscillator and Inverter Tree
In this Section, two simple circuits, a ring oscillator and an inverter tree, are
used as the first step of model convergence demonstration. Figs. 7.1 and
7.2 show the waveforms of the SPICE simulations. In these simulations, the
Verilog-A code has been used.
7.2 10 Volt Regulator
In this Section, a 10-V voltage regulator is used for model convergence demon-
stration. In the circuit, the low-voltage MOSFETs are modeled by PSP103
[141] and the LDMOS devices are described by SP-HV [51]. Fig. 7.3 shows
the schematics of the circuit and Fig. 7.4 shows the simulation results.
7.3 Automatic C-code Generation and Runtime Test
In this Section, the Verilog-A code is compiled by ADMS (Automatic Device
Model Synthesizer) [142] and the generated C-code is used to test the speed
of SP-HV. Fig. 7.5 shows the runtime test results. The linear shape of the
plot indicates there are no major problems in SP-HV. Besides, this test also
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Figure 7.1: Waveform of the 51-stage ring oscillator.
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Figure 7.2: Waveform of the inverter tree.
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Figure 7.3: Schematic of the 10-V regulator. (Courtesy of A. Cassagnes,
Freescale Semiconductor, with permission.)
0  20 40 60 80 100
0
2
4
6
8
10
Time (µs)
In
pu
t/O
ut
pu
t v
ol
ta
ge
 (V
)
 
 
Vin
V
out
Figure 7.4: Waveform of the 10-V regulator.
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Figure 7.5: Results of the runtime test with C-code generated by ADMS.
verifies the possibility of automatic C-code generation.
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CHAPTER 8
CONCLUSIONS
This dissertation has presented a new scalable surface-potential-based compact
LDMOS model, SP-HV, which is based on a combination of the PSP and R3
models, both modified to better reflect characteristics of the LDMOS device
structure and behavior. In particular, a new charge model has been developed,
which accounts for charge in the first drift region. This leads to an accurate
prediction of the transcapacitances.
The generalized Berglund relation has been extended to LDMOS transis-
tors and it has been used to verify the quality of the charge model in SP-HV.
A new compact model of impact ionization in the drift region has been pre-
sented. The model is based on device physics and captures the double-hump
IB(VG) and the effect of impact ionization on LDMOS output characteristics.
The expansion effect is modeled by modulating the drift region resistance by
the impact ionization current in the same region. The width dependence of
the expansion effect is captured through the interaction between the temper-
ature dependence of impact ionization in the drift region and the geometry
dependence of self-heating.
The model, including its scalability, has been verified against both TCAD
simulation and experimental data. The model is coded in Verilog-A, assuring
its portability. Simulation examples have been presented to demonstrate the
convergence and robustness of the model.
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APPENDIX A
SP-HV PARAMETER EXTRACTION PROCEDURE
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The parameter extraction strategy for SP-HV consists of four main steps:
1. Measurements
2. Extraction of local parameters at room temperature
3. Extraction of temperature scaling parameters
4. Extraction of geometry scaling (global) parameters
The above steps will be briefly described in the following sections. Note that
the description of the extraction procedure is not ‘complete’ in the sense that
only the most important parameters are discussed and in cases at hand it may
be advantageous (or even necessary) to use an adapted procedure.
Throughout this section bias and current conditions are given for an n-
channel transistor only; for a p-channel transistor, all voltages and currents
should be multiplied by −1.
As explained in Chapter 3, the hierarchical setup of SP-HV (local and
global level) allows for the two-step parameter extraction procedure described
in this section; this is the recommended method of operation. Nevertheless,
it is possible to skip the first steps and start extracting global parameters di-
rectly. This procedure is not described here, but the directions below may still
be useful.
A.1 Measurements
The parameter extraction routine consists of six different DC-measurements
(two of which are optional) and four capacitance measurements.1 Measure-
1The bias conditions to be used for the measurements are dependent on the supply
voltage of the process. Of course it is advisable to restrict the range of voltages to their
maximum values. Otherwise physical effects atypical for normal transistor operation—and
therefore less well described by the compact model—may dominate the characteristics.
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ments V and VI are only used for extraction of gate-current, avalanche, and
GIDL/GISL parameters.
• Measurement I (“idvg”): ID vs. VG
VG = 0 . . . VG,max (with steps of maximum 50 mV).
VD = 25 or 50 mV
VB = 0 . . .− |VB,max| (3 or more values)
VS = 0
• Measurement II (“idvgh”): ID and IB vs. VG
VG = 0 . . . VG,max (with steps of maximum 50 mV).
VD = 0.1× VD,max . . . VD,max (3 or more values)
VB = 0 . . .− |VBS,max| (3 or more values)
VS = 0
• Measurement III (“idvd”): ID vs. VD
VG = 0 . . . VG,max (5 or more values)
VD = 0 . . . VD,max (with steps of VD,max/100).
VB = 0
VS = 0
• Measurement IV (“idvdh”):ID vs. VD
VG = 0 . . . VG,max (5 or more values)
VD = 0 . . . VD,max (with steps of VD,max/100).
VB = −|VB,max|
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VS = 0
• Measurement V (“igvg”, optional): IG and IB vs. VG
VG = −VG,max . . . VG,max (with steps of maximum 50 mV).
VD = 0 . . . VD,max (3 or more values)
VB = 0
VS = 0
• Measurement VI (“igvgh”, optional): IG and IB vs. VG
VG = −VG,max . . . VG,max (with steps of maximum 50 mV).
VD = 0 . . . VD,max (3 or more values)
VB = −|VB,max|
VS = 0
• Measurement VII (“cggvg”): CGG and CBG vs. VG
VG = −VG,max . . . VG,max (with steps of maximum 50 mV).
VD = 0
VB = 0
VS = 0
• Measurement VIII (“cdgvg”): CDG and CSG vs. VG
VG = −VG,max . . . VTH (with steps of maximum 50 mV).
VD = 0
VB = 0
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VS = 0
• Measurement IX (“cgdvd”): CGD vs. VD
VG = 0
VD = 0 . . . VD,max (with steps of VD,max/100).
VB = 0
VS = 0
• Measurement X (“cgsvs”): CGS vs. VS
VG = 0
VD = 0
VB = 0
VS = 0 . . . VG,max (with steps of maximum 50 mV).
For the extraction procedure, the transconductance gm (for Measurement I
and II) and the output conductance gDS (for Measurement III and IV) are
obtained by numerical differentiation of the measured I-V -curves.
For devices with source and body terminals connected internally, VB cannot
be biased independently and is fixed at 0. Meanwhile, CBG in Measurement VII
and CSG in Measurement VIII are equal to each other. Measurement X cannot
be performed on such devices.
The local parameter extraction measurements I through VI have to be
performed at room temperature for every device. In addition, capacitance
measurements VII and VIII need to be performed for at least a long/wide and
a short/wide (i.e., L = Lmin) transistor (at room temperature). Furthermore,
for the extraction of temperature scaling parameters measurements I, III, and
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V have to be performed at different temperatures (at least two extra, typically
−40 ◦C and 125 ◦C) for at least a long wide and a short wide transistor.
A.2 Extraction of Local Parameters at Room Temperature
General remarks
The simultaneous determination of all local parameters for a specific device
is not advisable, because the value of some parameters can be wrong due to
correlation and suboptimization. Therefore it is more practical to split the
parameters into several small groups, where each parameter group can be
determined using specific measurements. In this section, such a procedure will
be outlined.
It is not the case that all local parameters are extracted for every device.
Several parameters are only extracted for one or a few devices, while they
are kept fixed for all other devices. Moreover, a number of parameters can
generally be kept fixed at their default values and need only occasionally be
used for fine-tuning in the optimization procedure. Details are given later in
this section.
It is recommended to start the extraction procedure with the long(est)
wide(st) device, then the shortest device with the same width, followed by
all remaining devices of the same width in order of decreasing length. Then
the next widest-channel devices are extracted, where the various lengths are
handled in the same order. In this way, one works one’s way down to the
narrowest channel devices. In some technologies, the length of the intrinsic
MOSFET is fixed. This situation will be discussed later separately in Section
A.6.
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AC-parameters
Some parameters (such as TOX and NP) that do affect the DC-behavior of
a MOSFET can only be extracted accurately from C-V -measurements. This
should be done before the actual parameter extraction from DC-measurements
is started. In Tables A.1 through A.3 the extraction procedure for the AC-
parameters is given.
Table A.1: AC-parameter extraction for a wide MOSFET
Step Optimized parameters Fitted on
1 CGOV, NOV, CFR X:CGS
2 CGOVD, NOVD, CFRD IX:CGD
Table A.2: AC-parameter extraction procedure for a long channel MOSFET.
Step Optimized parameters Fitted on
1 VFB, NEFF, DPHIB, NP, COX VII: CGG
2 Repeat Step 1
Table A.3: AC-parameter extraction procedure for a short channel MOSFET.
The values of VFB and NP are taken from the long-channel case.
Step Optimized parameters Fitted on
1 NEFF, DPHIB, COX VII: CGG
2 CGOV, NOV VIII: CSG
3 CGOVD, NOVD VIII: CDG
4 Repeat Steps 1 – 3
Starting from the default parameter set and setting TOX to a reasonable
value (as known from technology), VFB, NEFF, DPHIB, COX, and NP
can be extracted from CGG in Measurement VII for a long, wide device.
In general, one can assume TOXOV = TOXOVD = TOX.
The value of TOX can be determined from COX = ǫox · L · W/TOX.
If the device is sufficiently long and wide, drawn length and width can be
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used in this formula. Even better, if Measurement VII is available for a few
short/wide devices of different lengths, one can extract TOX and ∆L from a
series of extracted values of COX vs. Ldraw.
Some remarks:
• If C-V -measurements are not available, one could revert to values known
from the fabrication process. Note that TOX and TOXOV are physical
oxide thicknesses; poly-depletion and quantum-mechanical effects are
taken care of by the model. If the gate dielectric is not pure SiO2, one
should manually compensate for the deviating dielectric constant.
• In general, VFB and NP can be assumed independent of channel length
and width (so, the long/wide-channel values can be used for all other
devices as well). Only if no satisfactory fits are obtained, one could allow
for a length dependence (for NP) or length and width dependence (for
VFB).
• The value of parameter TOX profoundly influences both the DC- and
AC-behavior of the SP-HV model and thus the values of many other
parameters. It is therefore very important that this parameter is deter-
mined (as described above) and fixed before the rest of the extraction
procedure is started.
If desired (e.g., for RF-characterization), parameters for several parasitic
capacitances (gate-bulk overlap, fringe capacitance, etc.) can be extracted
as well (CGBOV and CFR). However, this requires additional capacitance
measurements.
The obtained values of VFB,TOX,TOXOV,NP, and NOV can now be
used in the DC-parameter extraction procedure. The above values of NEFF
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and DPHIB can be disregarded; they will be determined more accurately
from the DC-measurements.
In devices with strong lateral non-uniform doping, the threshold voltage
and substrate doping in AC-measurements may deviate significantly from
those in DC-measurements. If that is the case, values for NEFF and DPHIB
obtained from DC-measurements may not be satisfactory to describe AC-
measurements. Then, one has the option to set
SWDELVTAC = 1 ,
DELVTAC = DPHIBac −DPHIBdc ,
and
FACNEFFAC = NEFFac/NEFFdc
to get a good description of both the DC and AC measurements. The ex-
traction flow is illustrated in Fig. A.1 indicating that AC readjustment is an
optional part which increases computation time because of the extra surface
potential calculation.
DC-parameters
Before the optimization is started a reasonably good starting value has to be
determined, both for the parameters to be extracted and for the parameters
which remain constant. For most parameters to be extracted for a long channel
device, the default values from Section 2 in [143] can be taken as initial values.
Exceptions are given in Table A.4. Starting from these values, the optimization
procedure following the scheme below is performed. This method yields a
proper set of parameters after the repetition indicated as the final step in the
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START
C-V fitting
I-V fitting
C-V matches?
Extract sub-models,
e.g., substrate current
ψs recalculation for
separate C-V
END
Yes
No
Figure A.1: Parameter extraction procedure which allows the separate surface
potential calculation for currents and charges.
scheme. Experiments with transistors of several processes show that repeating
those steps more than once is generally not necessary.
For an accurate extraction of parameter values, the parameter set for a
long-channel transistor has to be determined first. In the long-channel case
most of the mobility related parameters (i.e. MUE and THEMU) are de-
termined and subsequently fixed for the shorter-channel devices.
In Table A.5 the complete DC extraction procedure for long-channel tran-
sistors is given. The magnitude of the simulated ID and the overall shape of the
simulated ID-VGS-curve is roughly set in Step 1. Next the parameters NEFF,
DPHIB, and CT—which are important for the subthreshold behavior—are
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Table A.4: Initial values for local parameter extraction for a long-channel
device. For parameters which are not listed in this table, the default value (as
given in Section 2 in [143]) can be used as initial value.
Parameter Initial value
BETN 0.03 ·W/L
RS 0
THESAT 0.1
AX 12
A1 0
Table A.5: DC-parameter extraction procedure for a long-channel MOSFET.
The parameters VFB, TOX, TOXOV, NP, and NOV must be taken from
C-V -measurements.
Step Optimized parameters Fitted on
1 NEFF, BETN, MUE, THEMUa I: ID
2 NEFF, DPHIB, CT I: ID
3 MUE, THEMUa , CS, XCOR, BETN I: ID, gm
4 THESAT III: ID
5 ALP, ALP1, ALP2, VPa , (AX) III: gDS
6 THESAT II: ID
7 IGINV, GC2a , GC3a V: IG
8 IGOV, (GCOa) V: IG
9 A1, A2a , A3 II or V: IB
10 A4 II or VI: IB
11 AGIDL, BGIDLa V: IB
12 CGIDLa VI: IB
13 Repeat Steps 2 – 12
aOnly extracted for the widest long channel device and fixed for all other geometries.
optimized in Step 2, neglecting short-channel effects such as drain-induced
barrier-lowering (DIBL). After that, the mobility parameters are optimized
in Step 3, neglecting the influence of series-resistance. In Step 4 a prelimi-
nary value of the velocity saturation parameter is obtained, and subsequently
the conductance parameters ALP, ALP1, ALP2, and VP are determined
in Step 5. A more accurate value of THESAT can now be obtained using
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Table A.6: DC-parameter extraction procedure for a short-channel MOSFET.
Parameters MUE, THEMU, VP, GCO, GC2, GC3, A2, A4, BGIDL,
and CGIDL are taken from the corresponding long-channel case.
Step Optimized parameters Fitted on
1 NEFF, DPHIB, BETN, RSa , RSHLDD I: ID
2 NEFF, DPHIB, CT I: ID
3 BETN, RSa , XCOR, RSHLDD I: ID, gm
4 THESAT III: ID
5 ECRIT, ECORN, DU, ATS, THEACC III:ID
6 RSHLDD, ECRIT, ECORN, RVA III:ID
7 ALP, ALP1, ALP2, CF, (AX) III: gDS
8 CFBb IV: gDS
9 THESAT, THESATGb, THESATBb, THEACC II: ID, gm
10 IGINV, IGOV V: IG
11 A1, A3 II or V: IB
12 AGIDL V: IB
13 ADR1a , ADR2b , ADR3a , ADR4a , ADR5a II:IB
14 BIDR1a , BIDR2b III:ID
15 Repeat Steps 2 – 14
aOnly extracted for the shortest channel of each width and fixed for all other geometries.
bOnly extracted for the shortest widest device and fixed for all other geometries.
Step 6. The gate current parameters are determined in Steps 7 and 8, where
it should be noted that GCO should only be extracted if the influence of
gate-to-bulk tunneling is visible in the measurements. This is usually the case
if VG & |VFB|. This is followed by the weak-avalanche parameters in Step 9
and (optionally) 10, and finally, the gate-induced leakage current parameters
are optimized in Step 11 and (optionally) 12.
After completion of the extraction for the long-channel device, it is rec-
ommended to first extract parameters for the shortest-channel device (of the
same width). The mobility-reduction parameters (MUE, THEMU) found
from the corresponding long-channel device should be used. The extraction
procedure as given in Table A.6 should be used. Some of the drift region
impact-ionization parameters (ADR1, ADR3, ADR4, ADR5) may not be
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able to be extracted from the longest device because the long channel devices
are usually dominated by the intrinsic MOSFET so that these parameters
have almost no effect to device electrical behavior. Therefore, they should be
extracted for the shortest channel of each width and fixed for all other device
lengths.
Note that once the value for RS and the drift region resistance parame-
ters has been found from the shortest device, they should be copied into the
long-channel parameter set and steps 2–3 in Table A.5 should be repeated,
possibly leading to some readjustment of MUE and THEMU. If necessary,
this procedure can be repeated. Similarly, once the value of THESATG and
THESATB have been determined from the shortest widest channel device—
steps 4, 5, and 6 of the long-channel extraction procedure (Table A.5) may be
repeated to obtain updated values for THESAT, ALP, ALP1, and ALP2.
If consistent parameters have been found for the longest and shortest chan-
nel device, the extraction procedure as given in Table A.6 can be executed for
all intermediate channel lengths. The extracted parameter values of the next-
longer device can be used as initial values.
Finally, the parametersGFACNUD,VSBNUD, andDVSBNUD should
only be used if the description of the body effect is not satisfactory other-
wise. For this, the non-uniform doping model must be invoked by setting
SWNUD = 1.
A.3 Extraction of Temperature Scaling Parameters
For a specific device, the temperature scaling parameters can be extracted
after determination of the local parameters at room temperature. In order to
do so, measurements I, II and IV need to be performed at various temperature
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Table A.7: Temperature scaling parameter extraction procedure for a long
wide channel MOSFET. This scheme only makes sense if measurements have
been performed at one or (preferably) more temperatures which differ from
room temperature.
Step Optimized parameters Fitted on
1 STVFBa I: ID
2 STBETNa, STMUE, STTHEMU, I: ID
STCS, STXCOR
3 STTHESATa II: ID
4 STIG V: IG
5 STA2 V: IB
6 STBGIDL V: IB
aAlso extracted for one or more long narrow devices.
values (at least two values different from room temperature, typically −40 ◦C
and 125 ◦C), at least for a long wide device and a short wide device. If the
reference temperature TR has been chosen equal to room temperature (as
recommended in Section A.2), the modeled behavior at room temperature is
insensitive to the value of the temperature scaling parameters. As a first-
order estimate of the temperature scaling parameter values, the default values
as given in Section 2 in [143] can be used. Again the parameter extraction
scheme is slightly different for the long-channel and for the short-channel case.
For an accurate extraction, the temperature scaling parameters for a long-
wide-channel device have to be determined first. In the long-wide-channel
case the carrier mobility parameters can be determined, and they are subse-
quently fixed for all other devices. In Table A.7 the appropriate extraction
procedure is given. In Step 1 the subthreshold temperature dependence is
optimized, followed by the optimization of mobility reduction parameters in
Step 2. Next the temperature dependence of velocity saturation is optimized
in Step 3. In the subsequent steps, parameters for the temperature depen-
dence of the gate current, the impact ionization current and gate-induced
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Table A.8: Temperature scaling parameter extraction procedure for short-
channel MOSFETs (both wide and narrow). This scheme only makes sense if
measurements have been performed at one or (preferably) more temperatures
which differ from room temperature.
Step Optimized parameters Fitted on
1 STVFB I: ID
2 STBETN, STRSa, TC1, TC2 I: ID
3 STTHESAT II: ID
4 STADR2 II:IB
aOnly extracted for a short narrow device and fixed for all other geometries.
drain leakage are determined. The determined values of the mobility reduc-
tion temperature scaling parameters (i.e., STMUE, STTHEMU, STCS,
and STXCOR) are copied to all other devices and kept fixed during the re-
mainder of the temperature-scaling parameter extraction procedure. Step 1
and 2 could then be performed on one or more long narrow devices as well (for
STVFB, STBETN, and STTHESAT only).
Next the extraction procedure as given in Table A.8 is carried out for
several short devices of different widths. Preferably, the extraction is done
first for a short narrow device, such that the determined value of STRS can
be used during the extraction of the wider devices.
Note that previous extraction procedure applies to the case when self-
heating effect is insignificant (SWSHE = 0). It is recommended to always
turn off self-heating effect(SHE) unless it is necessary. Turning-on SHE might
increase simulation time and cause difficulty in convergence. It also causes
difficulty in parameter extraction. Theoretically, thermal resistance RTH and
capacitance CTH can only be accurately extracted when self-heating-free data
are available, for example, data from pulse measurement with sufficiently short
pulse. The model parameters can be extracted as mentioned before and RTH
can be extracted from the data with SHE. In the cases when self-heating-free
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data are not available, RTH can be treated as a fitting parameters and be
extracted. The suggested parameter extraction procedure is as follows:
1. Extract model parameter as aforementioned by setting SWSHE = 0.
2. Extract STVFB, STBETN, STMUE, STTHEMU, STCS, STX-
COR, TC1, TC2 from I:ID vs. VG at low VD when self-heating effect
is insignificant
3. Set SWSHE = 1 and extract RTH, STTHESAT, THESAT, THE-
SATG from III:ID vs. VD.
4. Extract STIG, STA2, STADR2, STBGIDL after self-heating param-
eters are fixed.
5. Repeat 2–4 if necessary.
A.4 Extraction of Geometry Scaling Parameters
The aim of the complete extraction procedure is the determination of the ge-
ometry scaling parameters (global parameters), i.e., a single set of parameters
(see Chapter 3) which gives a good description of the MOSFET-behavior over
the full geometry range.
Determination of ∆L and ∆W
An extremely important part of the geometry scaling extraction scheme is an
accurate determination of ∆L and ∆W , see Eqs. (3.3) and (3.4). Since it
affects the DC-, the AC- as well as the noise model and, moreover, it can
heavily influence the quality of the resulting global parameter set, it is very
important that this step is carried out with care.
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Traditionally, ∆W can be determined from the extrapolated zero-crossing
in BETN versus mask width W . In a similar way ∆L can be determined
from 1/BETN versus mask length L. For modern MOS devices with pocket
implants, however, it has been found that the above ∆L extraction method
is no longer valid [144, 145]. Another, more accurate method is to mea-
sure the gate-to-bulk capacitance CGB in accumulation for different channel
lengths [145,146]. In this case the extrapolated zero-crossing in the CGB versus
mask length L curve will give ∆L. Similarly, the extracted values for COX
(from the procedure in Table A.2 and A.3) vs. mask length L may be used
for this purpose.
Finally, LOV can be obtained from (a series of) extracted values of CGOV
from one or more short devices.
From local to global
Once the values of ∆L and ∆W are firmly established (as described above),
LAP and WOT can be set and the actual extraction procedure of the ge-
ometry scaling parameters can be started. It consists of several independent
sub-steps (which can be carried out in random order), one for each geometry
dependent local parameter.
To illustrate such a sub-step, the local parameter CS is taken as an exam-
ple. The relevant geometry scaling equation is
CS =
(
CSO+
CSL
LCSLEXPeff
)
·
(
1 +
CSW
Weff
)
·
(
1 +
CSLW
Weff · Leff
)
(A.1)
It can be seen that CSO, CSL, CSLEXP, CSW, and CSLW are the global
parameters which determine the value of CS as a function of Leff and Weff .
First, the extracted CS of each device in a length-series of measured (prefer-
ably wide) devices are considered as a function of Leff . In this context CSO,
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CSL, and CSLEXP are optimized such that the fit of Eq. (A.1) to the ex-
tractedCS-values is as good as possible, while keeping CSW andCSLW fixed
at 0. Then CSW is determined by considering the extracted CS-values from
a length-series of measured narrow (preferably long) devices. Then CSLW is
determined by considering the extracted CS-values from a series small area
devices. Finally, the five global parameters may be fine-tuned by optimiz-
ing all four parameters to all extracted CS-values simultaneously. All other
parameters can be extracted in a similar manner.
Note that in many cases it may not be necessary to use the full flexibility
of SP-HV’s parameter scaling, e.g., for many technologies NP and VFB may
be considered as independent of geometry. If such a geometry-independence
is anticipated, the corresponding local parameter should be fixed during lo-
cal parameter extraction. Only if the resulting global parameter set is not
satisfactory, the parameter should be allowed to vary during a subsequent op-
timization round.
Fine tuning
Once the complete set of global parameters is found, the global model should
give an accurate description of the measured I-V -curves and capacitance mea-
surements. Either for fine tuning or to facilitate the extraction of global pa-
rameters for which the geometry scaling of the corresponding extracted local
parameters is not well-behaved, there are two more things that can be done.
• Local parameters for which the fitting of global parameters was com-
pleted satisfactorily could be replaced by the values calculated from the
geometrical scaling rules and fixed. Then one could redo (parts of) the
local parameter extraction procedure for the remaining local parameters,
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making them less sensitive for cross-correlations.
• Small groups of global parameters may be fitted directly to the measure-
ments of a well-chosen series of devices, using the global model.
A.5 Summary – Geometrical Scaling
Summarizing, for the determination of a full parameter set, the following pro-
cedure is recommended.
1. Determine local parameter sets (VFB, NEFF, . . .) for all measured
devices, as explained in Section A.2 and A.3.
2. Find ∆L and ∆W .
3. Determine the global parameters by fitting the appropriate geometry
scaling rules to the extracted local parameters.
4. Finally, the resulting global can be fine-tuned, by fitting the result of
the scaling rules and current equations to the measured currents of all
devices simultaneously.
A.6 Parameter Extraction for Devices with Fixed Channel Length
For some technologies, the length of the intrinsic MOSFET is fixed. The pa-
rameter extraction procedure need to be adjusted accordingly.
AC-parameters
In Table A.9, the extraction procedure for the AC-parameters is given.
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Table A.9: AC-parameter extraction for a wide MOSFET
Step Optimized parameters Fitted on
1 CGOV, NOV, CFR X:CGS
2 CGOVD, NOVD, CFRD IX:CGD
3 VFB, NEFF, NP, COX VII:CGG
4 Repeat Steps 1 – 3
DC-parameters
Because the long-channel device is not available, the mobility parameters can-
not be extracted as usual from the ID in Measurement I. Instead, the mobility
parameters have to be extracted together with the velocity saturation param-
eters from the ID vs. VG at high VD in Measurement II when the device is
dominated by intrinsic MOSFET. The drift region resistance parameters are
then extracted from ID in quasi-saturation region and ID in Measurement I.
Iterations may be required before a good overall fitting can be achieved.
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Table A.10: DC-parameter extraction procedure for a fixed-channel-length
MOSFET. The parameters VFB, TOX, TOXOV, NP, and NOV must be
taken from C-V -measurements.
Step Optimized parameters Fitted on
1 NEFF, DPHIB, CT I, II:ID
2 NEFF, BETN, MUE, THEMU, THESAT,
THESATG
II: ID, gm
3 RSHLDD, BETN, MUE, THEMU, RS I:ID, gm
4 ECRIT, ECORN, DU, ATS, THEACC III:ID
5 RSHLDD, ECRIT, ECORN, RVA III: ID
6 ALP, ALP1, ALP2, VP, AX III:gDS
7 CFB IV:gDS
8 THESAT, THESATG, THESATG,
THEACC
II:ID, gm
9 IGINV, GC2, GC3 V: IG
10 IGOV, GCO V: IG
11 A1, A2, A3, A4 II: IB
12 AGIDL, BGIDL V: IB
13 CGIDL VI: IB
14 ADR1, ADR2, ADR3, ADR4, ADR5 II:IB
15 BIDR1, BIDR2 III:ID
16 Repeat Steps 2 – 15
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